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Abstract
This dissertation presents the steps employed to activate and utilise analogue memristive de-
vices in conventional analogue circuits and beyond. TiO2 memristors are mainly utilised in
this study, and their large variability in operation in between similar devices is identified. A
specialised memristor characterisation instrument is designed and built to mitigate this issue
and to allow access to large numbers of devices at a time. Its performance is quantified against
linear resistors, crossbars of linear resistors, stand-alone memristive elements and crossbars of
memristors. This platform allows for a wide range of different pulsing algorithms to be ap-
plied on individual devices, or on crossbars of memristive elements, and is used throughout this
dissertation.
Different ways of achieving analogue resistive switching from any device state are presented.
Results of these are used to devise a state-of-art biasing parameter finder which automatically
extracts pulsing parameters that induce repeatable analogue resistive switching. IV measure-
ments taken during analogue resistive switching are then utilised to model the internal atomic
structure of two devices, via fittings by the Simmons tunnelling barrier model. These reveal
that voltage pulses modulate a nano-tunnelling gap along a conical shape.
Further retention measurements are performed which reveal that under certain conditions, TiO2
memristors become volatile at short time scales. This volatile behaviour is then implemented
into a novel SPICE volatile memristor model.
These characterisation methods of solid-state devices allowed for inclusion of TiO2 memristors
in practical electronic circuits. Firstly, in the context of large analogue resistive crossbars,
a crosspoint reading method is analysed and improved via a 3-step technique. Its scaling
performance is then quantified via SPICE simulations. Next, the observed volatile dynamics of
memristors are exploited in two separate sequence detectors, with applications in neuromorphic
engineering. Finally, the memristor as a programmable resistive weight is exploited to synthesise
a memristive programmable gain amplifier and a practical memristive automatic gain control
circuit.
v
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Chapter 1
Introduction
This introductory chapter outlines the emergence of the field of memristors, identi-
fies areas of interest which are not exploited in the field and justifies the motivation
to pursue research in those directions. The initial emphasis is on the need for the
development of novel nano-scale devices which can sustain the growth of the elec-
tronics industry at the advent of Moore’s Law slowdown. From the initial research
presented in literature, it is clear that the field is in its infancy, with most of the
effort being directed to single device characterisation, whilst practical application
demonstrations are nearly absent. Implementing memristor based circuits is identi-
fied as a promising research direction and represents the motivation for this work.
Research objectives are listed and justified followed by the thesis organisation which
concludes this chapter.
1.1 Outline
The electronics industry is sustained by the capability of regularly creating and manufacturing
ever more advanced and useful hardware regularly. This is in large made possible by the scala-
bility of Complementary Metal-Oxide Semiconductor (CMOS) technology where advancements
in manufacturing techniques allow for increasing the number of building blocks, mainly tran-
sistors, integrated onto one chip, hence enhancing the performance of a product while keeping
its physical volume low. Since the invention of the world’s first point contact transistor by
Bell Labs in 1954, followed by the development of the first Integrated Circuit (IC) by Texas
Instruments in 1958 and the commercialisation of the first ever Central Processing Unit (CPU)
by Intel in 1971, the drive has been to aggressively shrink the transistor in order to achieve
colossal integration densities in a limited space.
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Figure 1.1: Illustration of the More Moore, More than Moore and Beyond CMOS technology trends aimed at mitigating Moore’s
Law slowdown. Adapted from [2]
Fairchild’s Gordon Moore has stated in 1965 that the number of transistors per chip double
approximately every two years, an observation which has been named ”Moore’s Law” [1].
Although this was a descriptive law at first, it has become the norm that the CMOS industry
follows. In the second half of the 20’th century, a negative deviation from this growth trend
would have meant a slowing down of the industry, translating into decreased revenue, an event
avoided by all large manufacturers. Moore’s Law however is not predicted to hold in the
following decades due to the restrictions of current materials employed which imposes a hard
limit on the size of single transistors. Scaling down the feature size of CMOS processing
techniques below a certain soft threshold would yield devices with a structure that is comparable
in dimensions to single atoms, a scale at which quantum effects come into play. Increased leakage
and tunneling would render the device either completely non-functional, or with such a limited
lifetime that would be unsuitable for any reliable consumer product. Furthermore, Moore’s
less famous second law, also known as Rock’s law, states that the cost of a semiconductor
manufacturing factory doubles every four years. Intuitively this can be extended to an increase
of operation and upgrading costs of current foundries, which need to accommodate superior
manufacturing techniques as CMOS technology advances.
The International Technology Roadmap of Semiconductors (ITRS) [3] does indeed take into
account the reality of this solid scaling along with operation cost increase and predicted the
slowing down of Moore’s Law. Noticing this aspect early has allowed research efforts to focus on
alternative technologies which would continue to sustain the growth of the electronics industry.
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There are three trends which aim to mitigate this slowdown: More Moore, More than Moore
and Beyond CMOS, all illustrated in Figure 1.1.
More Moore represents the continuation of dimensional scaling. New device architectures
would allow for at least a decade more of miniaturisation taking advantage of the already
vast number of foundries which employ the standard CMOS manufacturing techniques. This
will sustain development of component categories which benefit from shrinking such as micro-
processors, volatile and non-volatile memory, and digital logic.
More than Moore comprises elements which usually interface with the outside world and are
not involved in processing such as power management and sensors. With the advent of wearable
electronics and the general ”Internet of Things” market predicted to reach US$ 1.7 trillion by
2020, there is large interest in developing power efficient and functionally novel elements which
do not necessarily scale with Moore’s Law.
Beyond CMOS is a long term vision to develop completely new nanoscale components with
diverse functions and unconventional dynamics. These include fields such as spintronics, molec-
ular electronics, quantum computing and generally electronic components with new state vari-
ables encoded in resistance, photons, flux and others. Currently these research fields are at
its infancy and, as the name says, have no immediate way to integrate them in the standard
CMOS manufacturing processes.
The Memristor
The three mitigation trends listed above have one thing in common: it requires research and
development of novel devices which are capable of outperforming traditional similar CMOS
implementations. The memristor is such a device.
The term memristor was coined by Leon Chua in 1971 in his seminal paper [4] where he
proposed the existence of a fourth fundamental passive circuit element. His main argument
was on the grounds of symmetry: all other electromagnetic quantities are linked and take the
form of either a resistor, capacitor or inductor, while two quantities, flux and charge, have no
materialised relationship with each other. Chua then suggested that the memristor, a port
manteau of memory and resistor, is a plausible device which relates magnetic flux and charge,
and has the following qualitative properties:
• simple structure of just two terminals;
• the internal state variable is resistance;
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• the device stores information on how much charge has passed through it, and in which
direction, this information is encoded in its internal state variable; the resistance of the
memristor increases if current passes in one direction, and decreases otherwise;
• the internal state variable is non-volatile;
• it is a passive device not requiring an external power supply.
Chua stated that no such ideal device exists in nature and proposed no way of constructing one
which is truly passive, apart from a memristor emulator which comprises 26 transistors. He did
however suggest that the neuronal synapse is a functional element which can be qualitatively
described as a memristor, or at least exhibits memristive effects. In 1976 Chua expanded his
theory to a broader class of non-linear dynamic elements called memristive systems, relaxing
his initial description to include any system which can encode past activity in one or several
non-volatile internal variables [5]. Due to the lack of a practical application, or the promise of
a real benefit from the utilisation of such a device, Chua’s papers went largely unnoticed.
Memristive effects have been casually observed for about two centuries [6]. Nonetheless the first
physical implementation of memristors is attributed to a research group at Hewlett-Packard
(HP), California, led by Stanley Williams, which in 2008 announced the creation of the world’s
first memristor [7]. Their report links their experimental results on novel resistive random
access memories (RRAM) to Chua’s memristive theory. The device consisted of a thin (50nm)
switching layer of TiO2 sandwiched between two Pt electrodes of 50nm width, in a standard
Metal-Insulator-Metal (MiM) structure.
What followed was an explosion of interest in memristors (Figure 1.2) which quickly revealed
many promising qualities: simple two-terminal architecture and nano-scale dimension suitable
for ultra-dense packing in crossbar arrays; binary, non-volatile resistive state switching suitable
for digital memory; possible multi-state operation where the resistance can be modulated across
a wide spectrum, suitable for analogue applications and neuromorphic engineering; ultra-low
switching energy; high speed; superior endurance; possibility of CMOS compliant fabrication.
1.2 Motivation
The functional qualities of solid-state memristors listed above align well with the three neo-
Moore trends, and are part of the motivation for this dissertation. Apart from memristive
effects being more prominent at the nano scale, a characteristic of More Moore flavour, the
memristor is mostly a Beyond CMOS and More than Moore device. A wealth of applications
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Figure 1.2: a) Publication count on the topic of ”memristor”; b) Citation count of papers on the topic of ”memristor”. Reference
count as presented by Web of Science, March 2016.
have been identified which would benefit from the use of memristors such as non-volatile mem-
ory, logic, neuromorphic engineering and conventional analogue electronics (Fig. 1.3a). For
digital applications, the salient memristor property utilised is binary non-volatile switching,
where the device can be toggled in between a conductive and a non-conductive state facilitat-
ing either storing of information (low/high resistance representing bits 1/0), logic computation,
or low-energy routing in Field Programmable Gate Arrays (FPGAs). These implementations
would offer an improvement over the CMOS state-of-art in several metrics, such as integration
density [8] and energy per state change or read [9], and several research efforts are directed on
these paths.
A far more intriguing use would exploit the multistate, or continuous range of resistive states
that a device can acquire, the memristor hence representing an analogue, variable and pro-
grammable resistor. A nano-scale device with resistance which can be modulated electronically
opens the door to denser analogue circuits, multi-state memory and large scale, solid-state
artificial neural networks.
Most of the literature focuses on demonstrating excellent performance at single device level,
although little information is provided on yield. It is unclear how many devices from a manufac-
turing batch function according to expectation. And how closely do devices match in behaviour
from the same or separate manufacturing batches? Other research explores manufacturing tech-
niques and describes the physical mechanism which underpins resistive switching. Whilst the
field is indeed active, very few research efforts are aimed at developing novel, useful applications
of solid-state memristors. The practical aspect of this technology, which can give commercial
prospects outside of digital memory, is left unexplored. There are a few reasons why applications
are lag behind: one is the lack of a comprehensive modelling framework which describes the
physical switching mechanism. In other words, memristor models that encompass all observed
phenomena in practical memristors are in their infancy. This undermines the standard circuit
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Figure 1.3: Memristor applications overview: a) Classification of possible memristor applications based on their internal state
characteristic. b) Memristor requirements based on its internal state variable for each category listed in a), apart from chaotic
circuits.
design technique, where an electronic circuit is first simulated and validated, then built and
tested. The majority of novel analogue circuit topologies proposed in the field utilise the initial
memristor model proposed by HP in their seminal paper [7], and are limited to simulation level
showing interesting performance. However, it is the opinion of the author that the majority,
if not all analogue circuits (neuro-morphic or not) proposed in literature and based on ideal
memristor models would not function in reality. This is reflected by very sparse publications
describing practical memristor applications, with limited performance metrics being presented.
This Dissertation aims at filling the gap in between device level performance and circuit imple-
mentation by taking a bottom-up approach to circuit design and exploring the use of solid-state
memristors in conventional analogue electronics.
The field is compatible to the wide range of device behaviors illustrated in Figure 1.3b which
maximises the spectrum of possible circuit implementations. Emphasis is put on the promising
dynamics of continuous resistive state modulation with the purpose of developing experimen-
tal proof-of-concept analogue circuits which employ this device behaviour. A factor which
can further boost interest towards memristive systems, and motivates the author, is finding
and demonstrating a high-value applications which can only be implemented with the use of
memristors.
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1.3 Objectives
In the present case, this Dissertation leverages manufacturing capabilities of University of
Southampton’s (UoS) Electronics and Electrical Engineering Dept. The author has access to
manufactured solid-state memristive devices of many different structures and materials, both
packaged and directly on wafer. Practical memristors are inherently difficult to handle elec-
tronically: reading and writing their internal state requires laboratory equipment with special
settings. In spite of excellent performance being demonstrated at device level in literature,
practical memristors suffer from large variability in performance between similar devices [10].
It is evident that practical work would involve testing and using a large number of devices. As
such, a lack of a proper way of interfacing with them would make the process time consuming
and unpredictable. In anticipation of the difficulties described above which would appear dur-
ing this experimental work, an objective of this thesis materialised into the development of a
hardware and software measurement instrumentation platform with the following attributes:
• Device specific: allow READ and WRITE operations to be performed on single and
crossbar arrangements: in the case of READ: wide current spectrum measurement at low
voltages: ¡1V is required; WRITE operations on single devices require pulsing durations
down to 100ns; and to be non-invasive on adjacent devices in a crossbar configuration.
• Flexibility: allow implementation of complex pulsing algorithms, with conditional branches
(eg. switch pulsing polarity if device resistance has passed a threshold);
• Automation: allow application of pulsing scripts on single or a range of devices automat-
ically and in sequence, thus supporting large scale characterisation;
• Accessibility: access devices on package or wafer;
• Ease of use: interaction with the hardware cells should be done via an user-friendly
software interface.
The development of such a system allows meeting of the thesis’ primary objective: demon-
stration of novel, computationally useful practical circuits employing solid state memristors,
which can provide a much needed boost to the area of research regarding memristive circuit
design. Restricting the research to analogue circuits specifically, a thorough analysis of the
I-V characteristics of TiO2 memristors is undertaken utilising the system described above, and
how these change with changing resistive states. Features extracted from practical devices are
then utilised to design custom circuits which resemble conventional analogue circuitry such as
programmable gain amplifiers and automatic gain control circuits.
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1.4 Thesis Organisation
The following thesis is structured as follows: Chapter 2 contains a literature review defining
the state-of-art in memristive systems and more importantly Resistive Random Access Memory
(RRAM), both from a device and an application perspective. Chapter 3 covers the develop-
ment process of the memristor Characterisation and Testing Tool (mCAT) utilised throughout
this thesis. Chapter 4 illustrates practical utilisations of the mCAT such as: manual pulsing,
converging the spot resistance of a device to a specific state, automatically extracting biasing
parameters for analogue resistive switching, extracting I-V characteristics over a wide range
of resistive states, measuring retention, measuring volatile behaviour, and reading and writing
large crossbar arrays. I-V characteristics measured over a wide range of resistive states have
been fitted with standard models to reveal that it is possible to infer the discrete structure of
the devices’ active core just via current-voltage (I-V) measurements, showing predictable qual-
itative dynamics. Further, volatile RS has been measured and quantified on TiO2 memristors,
behaviour which was not identified before. This was implemented in a flexible SPICE model.
Chapter 5 covers novel applications of memristive devices in practical circuits such as: ana-
logue memory crossbars, two separate sequence detectors used to distinguish between dissimilar
spatio-temporal stimuli, and two separate analogue circuits: a memristive programmable gain
amplifier and a memristive automatic gain control circuit. Chapter 6 concludes this thesis
and lays out directions for future research.
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Chapter 2
Literature Review
This chapter gives the reader a bird’s-eye view of memristive systems. The narrative
follows a chronological order of events, starting with the first reports of resistive
switching in thin-film devices, followed by the apparently unrelated formulation of
memristive theory by Chua. It continues with the HP memristor realisation and the
massive research that emerged afterwards. Research into resistive switching devices,
which were identified as memristors, is divided into two branches, dealing with
matters relating to: device physics - where the most recent unified understanding of
the physical processes involved in resistive switching is presented; and performance
metrics - where state-of-the-art practical circuit implementations of memristors are
reported. Differences and similarities in between practical and ideal memristors are
identified throughout, with the focus of determining issues which should be mitigated
towards enabling experimental work employing small and large-scale memristive
arrays.
2.1 History of resistive switching
Resistive switching (RS) occurs in electronic devices where its constituent material’s resistance
can be modulated during the application of voltage or current. These changes persist for an
extended period of time after the stimulus was last applied. They are also reversible, meaning
that a separate, disparate input can revert the device towards its initial conductive state.
In principle, this process is repeatable any number of times. In the device’s I-V plot, this
resembles a pinched hysteresis loop, notably with zero-crossing (current is 0 when voltage is 0).
It is important to note that dielectric breakdown is not a resistive switching event due to the
fact that the initial insulating state cannot be recovered.
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The first instances of resistive switching were formally identified by Hickmott [1] in 1962. Several
devices of similar metal-insulator-metal (MIM) structure were exposed to DC and constant
width voltage pulses and their resistance switched according to polarity of the input stimulus.
Hickmott utilised SiO, Al2O3, Ta2O5, ZrO2 and TiO2 as the materials of the insulator slice,
all exhibiting reversible resistive switching, suggesting a large variability of resistive switching
materials which would later be experimented on. Interestingly, he argues that although the
electric fields present across the thin-films of oxide materials are suitable to induce dielectric
breakdown (also known as electrical breakdown - the process of sudden irreversible increase
in conductance of an insulator under a large electric field), the observed negative resistance
(decreasing conductance with constant or increasing voltage) shows that it is not the case, and
the definitions of dielectric strength for the utilised thin films should then be revised.
The interest in resistive switching increased following Hickmott’s observations [2, 3, 4, 5], and
led to the proposition to exploit these effects as non-volatile memory devices [6]. However, the
excitement was short-lived, and research into resistive switching drastically and quickly declined
due to the extremely slow progress in understanding the underlying physical mechanisms which
govern it. A lack of advanced technical instrumentation, pertinent analytical tools and the
success of CMOS technology quenched interest in memristors for a number of years.
In the same period, and apparently unrelated, Leon Chua publishes his seminal 1971 paper
[7] describing a new passive circuit element which he named the memristor, a port-manteau of
memory and resistor. The defining property of this device was that its instantaneous resistance
can be modulated depending on input voltage, and would remain non-volatile after the input
was halted. Later in 1976, along with Kang, he expanded his initial theory to a broader
class of memristive devices and systems [8], and noted that discharge tubes, thermistors and
the Hodgkin and Huxley neuron model are all memristive systems. Surprisingly, Chua does
not mention the initial results of Hickmott and others on resistive switching, although the
qualitative similarity can be clearly observed. This was probably because resistive switching
was studied by applied physicists while Chua was a circuit theorist. As often happens there
was little communication between these two communities.
Both fields, resistive switching and memristive systems, share a similar goal: describing and
controlling the process of storing information in an electronic device. Initiated around the
same time and in parallel, both have been largely ignored because of the lack of an immediate
practical application. CMOS technology was already performing similar tasks at reduced cost.
However, as mentioned in Chapter 1, the slowdown of Moore’s Law has shifted interest back
to unconventional devices that can potentially outperform CMOS established technologies.
At the start of the 21st century, both resistive switching and memristive systems have expe-
2.2. Chua’s memristor 13
Figure 2.1: Fundamental ideal memristor characteristics: a) Illustration of the ideal memristor as the fourth fundamental passive
circuit element, symmetrically linking charge and flux; [11] b) I-V behaviour of all passive elements (top left box shows a non-linear
resistor) including the memristor, which exhibits the fingerprint pinched hysteresis loop [12].
rienced a rebirth, especially after the announcement of HP in 2008 that previously observed
resistive switching dynamics are memristive effects, highlighting observations on their own
Pt/T iO2/Pt nano-scale MIM devices, which exhibit a hysteresis loop pinched at the origin
in their I-V response [9]. The merger of the two fields can be credited to the rise in multi-
disciplinary research, which fosters a broader understanding of complex physical phenomena.
Furthermore, advancements in measurement instrumentation and analytical tools allowed for
observing and quantifying the resistive switching mechanism at fine volume resolution, also
promoting the idea that memristive effects are more prominent at the nano-scale. Memris-
tive theory offers a framework of understanding which HP has adapted to include the complex
physical processes responsible for resistive switching (RS), in the form of a wrap-around marco-
model [10]. As a result, the coalition of the two fields has sparked an explosion of interest in the
research community. It has become apparent, however, that the hard reality of the complicated
underlying resistive switching physics is sometimes habitually ignored in favor of the more im-
pressive and exciting memristive ”shell”. Nonetheless, it is important to understand the two in
detail and properly identify the state-of-art and the challenges faced by ongoing research.
2.2 Chua’s memristor
The memristor was named and defined by Chua in his 1971 paper [7], where he argued that
the laws of electricity and magnetism allow for the existence of a fourth fundamental passive
circuit element, alongside the resistor, inductor and capacitor. As illustrated in Figure 2.1a:
the resistor links current (i) and voltage (v) (also known as Ohm’s Law), the capacitor links
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voltage and charge (q), the inductor links current and flux (ϕ), while leaving the relationship
between flux and charge un-materialised into a practical device. Chua argued that on grounds
of symmetry and completeness, a new passive electronic device should exist which would be
characterised by a ϕ - q curve. The ideal memristor is a passive device which remembers
how much charge, or how much flux has been applied to it. This information is encoded
into its resistance: it is therefore a resistor with memory. The resulting dynamics of such a
device cannot be replicated by any combination of RLC elements, without a power supply,
making this device truly unique and fundamental from an electronic point of view. Chua’s
original mathematical deduction of the properties of what has come to be named as ideal
memristors is outside of the scope of this thesis. However, Chua’s later paper [8] broadens the
case for memristors and introduces a new class of non-linear dynamical devices naming them
memristive systems. They are characterised by a time-dependent state equation which links
input and output of a system in the following way:
x˙ = f(x, u, t) (2.1)
y = g(x, u, t)u (2.2)
where x represents the internal state of the system, u and y represent the input and output
to the system, and f and g are both continuous functions. The constituent relationships can
be qualitatively described as: f governs how the system state changes based on current state,
input and time while g defines the output of the system given its instantaneous state, input
and time.
For a time-invariant memristive electronic device, the above equations can be written in either
of two ways, depending on what the input to the system is considered to be: (1): for a charge-
controlled device, the input to the system is represented by current as in (2.3), and output is
voltage; and (2): for a flux-controlled device, the input to the system is represented by voltage,
as in (2.4), and output is current:
x˙ = f(x, i), v = R(x, i)i (2.3)
x˙ = f(x, v), i = G(x, v)v (2.4)
For a dynamic memristive device, the internal state x is a critical n-dimension vector which
encompasses all state-parameters of the system and can have a large number of distinct ele-
ments. It immediately becomes obvious that in this framework, the passive resistor is a subset
of memristive systems and can be described as a time-invariant, 0-th order memristive device,
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where for example in (2.3): R = x, x is the static resistance of the device, R(x, i) = R and
f = 0.
A dynamic memristive devices’ signature behaviour is expressed as a pinched hysteresis loop
in an I-V plot (Figure 2.1b), behaviour which Chua supported that defines memristive effects,
irrespective of what is the mechanism that causes it.
HP’s memristor
In 2008, HP announced the discovery of the missing memristor with almost prophetic conno-
tations, by comparing the I-V Lissajous curves obtained in their devices (Fig. 2.2f) to the
memristor’s pinched hysteresis curves (Fig. 2.1b). They constructed an array of devices (Fig.
2.2a) with a standard MIM structure: a thin (50 nm) layer of TiO2 sandwiched between two
platinum electrodes. The thin slice of active material was deposited into two distinct layers, one
of near-stoichiometric TiO2 which has low conductivity (nearly insulating) and one of TiO2−x
which contains positively charged oxygen vacancies (O+2 ) and is highly conductive, as illustrated
in Fig. 2.2b,c. HP argued that the thickness of the conductive layer of the active material with
respect to the full thickness of the active core represents the internal state variable and is what
determines the memristor’s resistive state (Fig. 2.2c). Applying a high positive voltage on the
electrode closest to the positively charged oxygen-deficient layer will repel the O+2 vacancies
towards the insulating layer (increasing w, Fig. 2.2d) and thus decreasing the over-all resistance
of the device. A negative bias will have an inverse effect, reducing the TiO2−x layer thickness
(reducing w, Fig. 2.2e) and so making the device less conductive. The internal state variable
w is thus bounded by 0 and the full thickness of the device D translating into two boundary
resistive states Roff (Fig. 2.2e) and Ron (Fig. 2.2d), respectively. Following Chua’s memristive
systems theory framework, the device was modelled in the following way:
Figure 2.2: Initial solid-state memristor implementations: a) Initial HP memristor array [9]; b) Illustration of the internal structure
of the HP memristor, showing metal - double layer oxide - metal structure; c) HP memristor conductance model showing resistance
dependent on the ratio in between the insulating and the highly conducting layer; d) Ron boundary resistive state occurs when the
conductive layer bridges across the full thickness D of the device; e) Roff boundary resistive state occurs when the insulating layer
bridges across the full D thickness of the device.
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v(t) =
(
Ron
w(t)
D
+Roff
(
1− w(t)
D
))
i(t) (2.5)
dw(t)
dt
= µv
Ron
D2
i(t) (2.6)
where µv represents the average ion mobility which is a measure of the speed of travel of the
active core boundary layer. Using (2.3) it is clear that the above device model represents a
charge controlled memristor where:
x = w, f(x, i) = µv
Ron
D2
i(t), R(x) = R(w) =
(
Ron
w(t)
D
+Roff
(
1− w(t)
D
))
(2.7)
However impressive, this initial moving wall model and derivation was later proven to be over-
simplistic and building practical circuits with performance predicted by this initial model is
bound for failure. A myriad of other effects encountered in resistive switching memories was
not accounted for [13]. In order to achieve proper modelling for the purpose of circuit imple-
mentation it is imperative to have a more detailed picture of the underlying physical processes
involved, and how these translate into switching dynamics and I-V behaviour. These will be
covered in Section 2.3.
Resistive switching memories are classified as memristors
Following HP’s initial announcement, the paradigm in the resistive switching community has
somewhat changed. The majority of measured resistive switching effects are now described
as memristive effects from a macroscopic point of view. Chua himself has advanced the idea
that all resistive switching memories are memristors (albeit not ideal memristors) in 2011
[14], irrespective of device material or the underlying physical mechanisms, because they all
exhibit the fingerprint pinched hysteresis loop in an I-V plot under a bipolar input signal, the
contained area of which converges to 0 at higher frequencies, and have little to no energy storing
mechanism. Therefore, many competing hysteretic resistive switching related technologies can
be regarded as memristors, such as: ferroelectric random access memory (RAM) [15] (FeRAM),
magnetic RAM [16] (MRAM), phase-change RAM [17] (PcRAM), resistive RAM [10] (RRAM)
and others [18]. Nonetheless, the focus of the research presented herein lies within the RRAM
spectrum, more specifically on resistive switching devices which comprise of an active oxide
material, and employ oxygen vacancy migration as their main underlying switching mechanism.
For simplicity, in this document the term memristor, memristive device, resistive switching or
RRAM cell/element/crosspoint, will be used interchangeably.
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2.3 Practical memristors
Resistive switching has been identified in thin-films since the 60’s [1]. This review focuses on
the most recent advancements. The common memristive device is a metal-insulator-metal stack
(identical to HP’s implementation [10]), where the thin insulator can be any of a wide range
of functional oxides [18]. The MIM structure is convenient because large electric fields (E-field
' 0.5V/nm) can arise in between the top and bottom electrodes using relatively low voltages.
This facilitates thermally activated (via Joule heating)[19] ion migration along the E-field and
subsequently can modulate the overall resistive state of the device. Resistive switching can be
initially observed externally when a large sudden increase in the current through the device is
detected, resembling soft dielectric breakdown [20], as the voltage applied across it exceeds a
certain device dependent threshold. As mentioned earlier, the initial high resistive state can be
recovered either by applying a signal with opposite polarity, or by other means which will be
discussed in the following sections.
This reversible change in resistance yields a hysteretic I-V plot, which can be qualitatively
modeled via memristive theory. However the resulting model would yield little information
about either the behaviour of the device under transient conditions [14], or the underlying
physical mechanism underpinning resistive switching. The details of the I-V curves further
combined with the pulse responses of RRAM devices provide extra valuable information which
aids first in modelling, then in application development. The research that was motivated by
HP into memristive devices can be divided into two main branches:
1. Device perspective: This aims to analyse and identify the switching mechanism re-
sponsible for memristive behaviour and also quantifying it in terms of device material,
structure and size, towards forming a comprehensive memristor model that encompasses
all observed experimental dynamics;
2. Performance perspective: Demonstrating proof-of-concept practical or theoretical (via
models or discrete emulators) applications with solid-state memristors of any kind, to
demonstrate the commercial potential.
2.3.1 Device Perspective
A solid state memristor comprised an active material layer sandwiched between two metal
electrodes. This active layer can comprise an oxide material deposited artificially which will have
point defects randomly distributed across the volume of the device (Fig. 2.3a). The presence
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Figure 2.3: Simplified illustration of memristor electroforming: a) Pt/T iO2/P t pristine device showing random distribution of
oxygen vacancy point defects; b) Beginning of the electroforming step showing E-field forces on oxygen vacancies; c) highly
conductive clusters of oxygen vacancies tend to form at the cathode; d) The forming process accelerates as more vacancies are
attracted towards the longest filament; e) Illustration of internal device structure after an initial electroforming step.
and positioning of these defects, which most commonly are positively charged oxygen vacancies,
massively influences the conductivity of the overall sample, only if discrete structures/clusters
are interconnected in conductive paths [21]. However since they are randomly distributed in a
readily prepared sample, such a device is near insulating (Fig. 2.3a).
In order to induce a change in the internal stoichiometry of the active core and thus a change
in the resistive state of the device, an initial forming step is performed, which consists of
applying a voltage ramp to the sample. This step is referred to as electroforming and has the
semi permanent effect of creating one or several strong conductive filaments (CF) inside the
sample. There are many other different physical processes which underpin resistive switching
in separate material types and device structures [13], however this report will focus on current
understanding of resistive switching in TiO2 memristors. A simplified illustration of the process
follows below:
1. Positive voltage is applied on the top electrode (Fig. 2.3b) which creates a strong electric
field across the active core (for example, a ramp voltage from 1 to 5V across a 20nm
device will induce rising E-fields in between 50 and 250 MV/m).
2. Negatively charged oxygen ions travel towards the anode and generate positively charged
oxygen vacancies at the core/electrode material interface [17]. Newly generated vacancies
along with the ones already present in the oxide tend to migrate towards the cation and
accumulate in discrete clusters, which have a much higher conductivity compared to the
surrounding material [22] (Fig. 2.3b,c).
3. There is a race condition between the fast-forming clusters of oxygen vacancies near the
cathode in the sense that the E-field will be strongest in between the tip of the ’tallest’
cluster and the anode (Fig. 2.3c) - the E-field will be aimed at the tip of the cluster (Fig.
2.3d) and hence accumulate oxygen vacancies at a higher rate than competing clusters.
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4. A strong conductive filament percolates through the sample and approaches the anode.
When the distance in between the filament and the anode drops to <≈2nm, there is an
immediate surge in current, either due to tunnelling [10] or the lowering of the Schottky
barrier at the oxide/electrode interface [23], which is detected by the sourcing/measuring
instrumentation which in turn halts the input signal. A small gap remains in between
the strongest/tallest conductive filament and the anode which acts as the loculus where
the subsequent resistive switching will trigger changes in resistance (Fig. 2.3e).
It is important here to differentiate between two types of resistive memory devices: electro-
chemical metallization cells (ECM) - which have similar MIM structure, however at least one of
the electrodes is made of an active material (such as Ag [24]), and valence change cells (VCM)
- category which includes the devices utilised here, where the electrode material is inert (such
as Pt). Ion migration has been observed and quantified extensively for ECM cells [25, 26]. In
the case of VCM cells however, it is not the active electrode material which percolates through
the active core, as in the case of Ag/SiO2/Pt ECM memristors [24], but negatively charged
oxygen ions which travel towards the anode, while the conductive positively charged oxygen
vacancies accumulate at the cathode and percolate towards the anode.
The VCM filament growth model during electroforming is further supported by a range of
experimental evidence. Observations of gas bubbles appearing on the surface of top electrodes
after an electroforming step has been attributed to oxygen ions accumulating at the oxide-
anode interface for TiO2 [27] and SrT iO3 [28]. These bubbles would disappear or reduce in
volume once an opposite polarity voltage has been applied, suggesting drift towards the bulk of
the active core. Percolating discrete filaments have been observed using TEM for TiO2 devices
showing conductive (near metallic) structures of conical shape [29], percolating from the cathode
to the anode following an electroforming step. These results were reconfirmed by conductive
tomography performed on slices of several silicon-rich silica RRAM cells [30]. Furthermore,
several studies have shown that the formed absolute resistive state in a solid state memristor
does not scale with electrode area for NiO, CuO [31] and TaOx [32], confirming the local nature
of the conductive filaments. Furthermore, this shows that resistive switching does not occur
as a consequence of a change in stoichiometry over the full area of the samples, as originally
proposed by HP [10].
This initial electroforming step creates a near-permanent filament and is stochastic in nature,
meaning its characteristics cannot be easily predicted. Additionally, the shape, size, positioning
and internal interconnectivity of the strongest conductive filament has a critical role in the life-
long dynamics of the device, this is because any subsequent resistive switching induced via any
type of electrical signal will be caused by physical material changes localized in the nano gap
region [13].
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The near-insulating state of the device is usually called High Resistive State (HRS) while the
state after the device is formed is named (and it actually is a...) Low Resistive State (LRS).
The device transition from HRS towards LRS is called a SET process, while the opposite is
named RESET (Fig. 2.4a). It is therefore possible to assume that electroforming is a SET
process, and the subsequent application of an opposite polarity signal (as it will be explained
later) can RESET the device back into its near-insulating resistive state. It is important here
to disentangle the meaning of HRS from the morphology of the active core: a pristine device is
in a HRS; a formed device which has been RESET is also in a HRS, however this doesn’t mean
that the initial conductive filament has completely dissolved. There isn’t a monotonic function
in between the morphological state of the active core and its corresponding conductivity. The
same resistive state can be achieved via many filamentary configurations which adds to the
large variability observed in switching dynamics across apparently similar devices.
It was found that the forming voltage (the voltage at which the initial HRS to LRS transition
occurs during electroforming) scales linearly with device thickness for Pt/Fe2O3/Pt cells, while
the SET and RESET voltages remained fairly constant [33]. This confirms that electroforming
occurs along the full thickness of the sample while subsequent SET and RESET are localized
close to one of the electrodes. In addition, in a formed device, lower voltage potentials are
necessary to achieve the high E-fields required to trigger local morphological changes in the
active material, because most of the potential is dropped across the nano-gap. Depending
on the width of the gap, the SET and RESET resistive switching processes are massively
accelerated by current induced Joule heating [34], supporting sub-ns switching times [35]. A
common first cycle switching I-V curve is illustrated in Fig. 2.4a, where the electroforming
voltage is higher than the subsequent SET and RESET voltage thresholds.
Progressing further, there are three major forces which influence the ion movement responsible
for resistive switching events of an electroformed device:
1. E-field: Oxygen vacancies are positively charged and tend to move along electrical field
lines in between the anode (and towards) the cathode.
2. Soret force: [13] When the local temperature near a filament increases, oxygen ions tend
to drift towards regions of lower temperatures; Oxygen vacancies will instead move and
accumulate towards the hotter regions.
3. Fick force: [13] Oxygen vacancies tend to move from regions of higher to lower density,
this being a thermally assisted process.
The complex interplay in between these three forces in the nano-gap region gives rise to a
rich collection of resistive switching event types which can be grossly divided into two main
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Figure 2.4: Different resistance switching types identified (adopted from [36]): a) Illustration of a common memristive device I-V
curve with focus on electroforming, followed by first RESET and first SET, in order. Illustrations of resistive switching types b)
Bipolar non-linear; c) Bipolar linear; d) Non-polar bistable; e) Non-polar threshold;
branches: Bipolar switching - when opposite polarity electric stimuli are required to achieve
SET or RESET, respectively; and Unipolar switching - also referred to as non-polar switching,
when the same polarity signal can be used to achieve either SET or RESET. These two switching
mechanisms have several other peculiarities depending on what is the main driving force for
ion movement. These determine what the electrical behavior of the respective devices is and
are classified in Fig. 2.4b-e, as well as described below.
1. Bipolar non-linear - Resistive switching occurs via oxygen vacancy migration [21], or
charge trap/detrap of electrons [37], or both [13], locally at the nano-gap (Fig. 2.4b).
This has the effect of modulating the Schottky transport parameters at the nano-gap
[38], modulating the width of the gap [39], or the diameter of the conductive filament at
the gap barrier [29]. Bistable switching in between two disparate resistive states is easily
achieved. It is also possible to have a continuum of states in between the two [40]. In the
state spectrum from HRS and close to LRS, the I-V behavior is non-linear, and can be
described by either Simmons tunnelling barrier model [39] or Schottky contact [38] [36].
2. Bipolar linear - E field still dominates with moderate influence of Joule heating (Figure
2.4b); switching occurs in between an ohmic LRS (formed channel which bridges the top
and bottom electrode almost completely, or a very wide channel is formed very close to
both electrodes) and a non-linear HRS. The SET process is believed to be induced by
oxygen vacancy movement, while the reset process is attributed to thermally accelerated
dissolution of the channel at the thinnest point due to Fick forces dominating over Soret
forces [29].
3. Non-polar bistable - Thermal effects dominate with moderate E field influences (Fig-
ure 2.4c) [29]. SET occurs due to thermally assisted accumulation of oxygen vacancies
bridging the nano-gap, whilst RESET occurs due to thermally assisted dissolution of the
channel, always at a higher current than the SET transition.[41]
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4. Non-polar threshold assisted switching - (Figure 2.4d) Thermal effects dominate,
the resistive switching is due to fuse-antifuse effects when the thermal energy accumulated
dissipates towards forming new conductive phases facilitating the formation of new con-
duction channels, or towards annihilating an already formed channel. Resistive switching
is thus volatile and the new conductive phases formed are unstable and revert back to its
original states when the current through the device has dropped below a certain threshold.
This type of switching is mostly encountered in NiO memristors [42].
The composition of the memristive device’s active core has a critical influence on the subse-
quent device behavior. As the electroforming step can only be grossly controlled (for example
via setting a compliance current), the resulting conductive filaments have a wide distribution
in their structure which translates into large variability in between apparently similar devices.
To mitigate this issue, it is possible to localize the initial filament formation in a narrow area
inside the sample. This can be achieved in a number of ways, for example by creating a small
nm protrusion via e-Beam in the top electrode towards inside the active core [43]. The local
structure ensures that the highest E-field is across the small diameter tip of the protrusion and
the bottom electrode, therefore the initial filament will always be formed along this path, mas-
sively reducing the variability in shape and structure of the resulting percolation channel across
similarly post processed devices. Tuning of state has been demonstrated up to 7 bit precision
on such devices [19]. Another way involves creating thin insulating nanoscaffolds in between
the top and bottom electrodes. These generate high concentrations of oxygen vacancies due to
the atomic structure incompatibility in between the scaffolds and the surrounding material [44].
Subsequent switching occurs localized along these lateral discontinuities. In addition, inserting
Cu-nanocrystals along the bottom interface has a similar effect of localizing filament formation
[45]. Conceptually, these methods involve adding artificial defects to the internal structure of
the active core, process which involves extra manufacturing steps and cannot be applied to
large scale future memristive systems. However, for niche applications where a low number of
memristors are used, these methods of defect engineering hold a lot of potential.
Understanding the full picture of resistive switching mechanisms is still incomplete. The
endgame is to develop a comprehensive model which can encompass all experimentally observed
behaviours. Only with a wide understanding of the range of physical processes influencing re-
sistive switching can there be a direct transition towards developing large scale, application
specific, simulatable memristive applications.
2.3. Practical memristors 23
Figure 2.5: Memristors in digital memory: a) Universal Memory attaining all qualities of current computing storage technologies;
b) Illustration of a 3x3 memristive crossbar showing devices at each cross-point. c) Fabricated Pt/T iO2/P t crossbar - adapted
from [9]; d) Illustration of a CMOL build technique, where memristor crossbars are fabricated on top of, and accessed by, the last
metal layer in the CMOS stack - adapted from [46].
2.3.2 Performance Perspective
Identifying potential applications where solid-state memristors can either offer an advantage
over previous conventional implementations, or forge completely novel memristor based cir-
cuits, is essential in order to validate the memristors’ commercial potential. Unfortunately,
understanding the resistive switching mechanisms is ongoing, and the lack of a suitable model
slowed down progress in applications.
Still, there are three main research directions that can be identified from an application per-
spective: non-volatile memory, neuromorphic engineering and analogue circuits.
Non-volatile memory
Modern computing systems typically use three different data storage technologies: Static
Random-Access Memory (SRAM): expensive, non-volatile only while powered, area intensive
but very fast, is of small storage size (≈MBs) and located very close to the CPU, handling
partial result storage; Dynamic Random Access Memory (DRAM): cheap and highly scalable
but volatile and power hungry is of moderate size (≈GBs) and stores program data; Hard disk
or FLASH: non-volatile but slow and handles all long term storage of data (> 100Gb). The
characteristics of these three types of data storage are only suitable for the function they pro-
vide. Universal memory is a projected type of data storage which embodies all benefits of
the three memory types described above, which can thus be incorporated at any location on
the computing platform.
Memristive devices in the form of resistive memory (RRAM - Resistive Random Access Mem-
ory) have emerged as strong contenders for implementation as Universal Memory. Qualitative
and quantitative arguments for their compatibility are as follows:
• Non-volatility: Conductive filament formations/ruptures in the active core of a resistive
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switching device are near-permanent. Modelling on state retention times for bistable
devices have revealed more than 10 years retention [32] [47].
• High density: Memristive devices are customarily manufactured in a crossbar array ar-
chitecture, where intersections between orthogonally oriented bottom and top lines form
one storage element at each crosspoint (Fig. 2.5b,c). In this configuration the integra-
tion density is 4F 2/bit (F - feature size), however this can be further increased by either
stacking memory devices in the Z axis achieving 4F 2/N (where N is the number of layers)
integration [48], or increasing the number of bits stored per element [19]. Crossbars can
be manufactured on top of a CMOS layer, achieving local storage with little CMOS area
forfeit (Fig. 2.5d) [49]. Current state of the art on single device size, or at small crossbar
level is represented by: downto 10× 10nm2 crosspoint area for HfOx [50] and 8× 8nm2
for TiO2 devices [51];
• Power efficient: The energy required to toggle the state of a device is very small (<
0.1pJ/bit demonstrated on Pt/T iO2/Pt memristors [52]), an essential feature in storage
for mobile or wearable applications where power performance is critical. Furthermore,
the state change is non-volatile which requires no regular state refresh as employed in
DRAM storage.
• Speed: < 1ns switching times have been reported [53] [20] [35].
• Endurance: > 1010 cycles for TaOx [54] and later > 1012 cycles for Ta2O5−x/TaO2−x
bilayer structures [20] have been demonstrated; Very high endurance is required to out-
perform volatile storage such as DRAM and SRAM;
• Cost: the simplicity of the crossbar structure manufacturing process, with or without a
selector device, reduces the over-all manufacturing cost per bit.
A large volume of research efforts is aimed at improving performance at the individual device
level, by increasing the contrast in between the two bistable resistive states (Ron and Roff ),
increasing endurance, yield, retention time or reducing write energy or variations in perfor-
mance in between similar devices. An equally important research focus is aimed at developing
novel circuit architectures which allows quick read/write of individual devices at crossbar level.
The crossbar architecture brings solid benefits in terms of area efficiency and manufacturing
simplicity, however it is not without issues. All crosspoint devices are basically interconnected.
Probing any pair of word and bit lines causes current to be redistributed through all other
devices in the matrix, making reading and writing of individual devices difficult. This is known
as the sneak path problem and will be discussed in detail in Chapter 3.
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Table 2.1: Comparison of commercially available and prototype level memory technologies. Data taken from ITRS 2015 report
[60]. Demonstrated and projected performance metrics are shown in the context of single/stand-alone devices.
Commercially available Prototype technologies
SRAM DRAM FLASH STT-RAM RRAM
Proj. 10-20nm <5nmFeature size
F (nm)
45 65 16
Dem. 70 5nm
Proj.
400-3200
nm2
4F 2
Cell area 140F 2 12− 30F 2 4F 2/N
Dem. NA 4F 2
Proj. NA NA
Read time 0.2ns 2ns 0.1ms
Dem. NA NA
Proj. 1ns <1nsWrite/Erase
time
0.2ns 2ns 1/0.1ms
Dem. 0.5ns+Read <1ns
Proj. 10 years >10yrRetention
time
volatile 4ms 10yr
Dem. NA >10yr
Proj. Infinite >1012
Write cycles >1016 >1016 105
Dem. NA 1012
Proj. <1V <1V
Write voltage 1 2.5 15-20
Dem. 0.8V 1-3V
Proj. 0.5V 0.1Read Voltage
(V)
1 1.7 4.5
Dem. 10mV 0.1-0.2
Proj. <0.5fJ 0.1fJWrite energy
per cell (J/bit)
5x10−16 5x10−15 4x10−16
Dem. 200fJ/bit 115fJ
Broadly, this issue can be mitigated in three different ways: one is by employing an active
current redistribution scheme by collectively controlling all word and bit lines during any READ
or WRITE operation. This has the purpose of canceling all parasitic currents from the read
path [55], or employing V/2 or V/3 writing schemes in order to avoid accidentally writing
devices other than the target crosspoint [56]. Another mitigation scheme involves having a
select transistor in a 1T1R configuration which isolates the target RRAM element from the
rest of the crossbar [57], or even 1TnR, where one transistor is a select element for one column
or row in a crossbar [58]. Finally, a non-linear rectifying selector can be implemented in the
device stack (Fig. 2.5b) along with an active current redistribution scheme, limiting the voltage
dropped on adjacent crosspoints [59].
These collective research efforts into RRAM have seen high capacity resistive memories demon-
strated, with proven integration density growing yearly. Notable examples include a 8Gb
PcRAM chip fabricated using 20nm CMOS in 2012 [61], and a 32 Gb RRAM chip fabri-
cated using 24nm CMOS technology and employing two crossbar layers [48] in 2013. Memory
development is a capital intensive business which restricts large scale developments to research
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facilities of established chip manufacturers. Currently on the world market, HP, Samsung,
Sandisk and Panasonic are developing RRAM, along with the new arrival Crossbar Inc., which
promises >1Tb on chip using their patented 1TnR, 3D stacking RRAM crossbar technology
[58]. On lower scales, and paving the way to further market expansion, Adesto Inc. is currently
selling low-power CbRAM (Conductive Bridge RAM, similar to ECM cells) 256 Kbit memory
chips aimed at the wearable market [62].
Due to the involvement of large chip fabs, the most plausible initial massive commercialization
route for memristive devices is in the form of non-volatile RRAM, firstly as a replacement for
FLASH storage. Compared to other memristive systems competing in the non-volatile storage
sector, such as STT˙RAM, RRAM is superior in several metrics, as summarised in Table 2.1.
Neuromorphic Circuits
Neuromorphic engineering is concerned with mimicking biological neural circuits in hardware
or software. Neural networks exhibit massive parallelism which in turn translate to extreme
efficiency and versatility when performing computationally difficult tasks such as: pattern
recognition (edge, face detection etc), language processing, complex association problems and
others. These tasks are natural to the animal brain, and such researchers have taken inspiration
from biology to copy the volume and power efficient neural networks (NNs) presents in any living
animal, which in broad terms have evolved to comprise two basic building blocks: neurons and
synapses (Fig. 2.6a). Neurons are computational elements whilst synapses store and modulate
the flow on information in between neighboring neurons. For example in the human brain,
a neuron is connected through 104 synapses on average to nearby neurons. This is made
possible by the small size of synapses compared to the neuron cell, which promotes massive
interconnectivity among cluster neurons and supports handling of highly complex tasks through
parallel computation.
State-of-art digital artificial neural networks (ANNs) fall short due to high area inefficiency and
reduced interconnectivity, whilst analogue implementations prove to be very power hungry. Due
to these roadblocks, neuromorphic engineering has been more focused on algorithms and soft-
ware. What was lacking for realising neuromorphic hardware was an analogue programmable
weight, of reduced size, power efficient, easy to operate and easy to integrate on current CMOS
chips which can allow for superior connectivity patterns to be tested in future ANN chips. The
memristor is qualitatively similar to a biological synapse because both can store previous activ-
ity in their internal state (memristor’s conductivity ∼ synapse weight) while at the same time
influencing the flow of information through it. Solid state memristor’s nano-scale size (down to
10x10 nm2 [50]) is just a fraction of current CMOS artificial neurons’ (recent [65] demonstrated
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Figure 2.6: Range of memristor implementations in neuromorphic circuits: a) Illustration of a biological pre- and post-synaptic
neuron communicating through a synapse which can be replaced by memristors in ANNs; b) Crossbar implementation of synaptic
connections between clusters of input and output neurons; c) Electronic implementation of two neurons on wordlines i and j
connected through two memristive synapses Mik and Mjk on the output bitline connected to an intergrate and fire (i&F) output
neuron; d) Volatile conductance changes under pulse input (reproduced from [63]); e) STDP response of a memristive device
(reproduced from [64])
single spiking neurons of 0.01 mm2 implemented along resistive synapses), allowing potentially
high density ANNs to be developed [66].
For implementation of ANNs with memristors, analogue resistive switching is desired, along
with the proof that memristors respond to similar learning rules as biological synapses and
thus emulate neuroplasticity. Solid state memristors respond to voltage or current pulses by
increasing or decreasing their conductance (synaptic weight) depending on the polarity, width
or frequency of the signal [19]. Building upon this dynamic, memristors have been shown to
emulate long-term plasticity rules such as spike-timing dependent plasticity (STDP - Fig. 2.6e),
in SiO2 devices [64], BiFeO3 [67] and TiO2 [68]. Short-term plasticity can be emulated by solid
state volatile memristors, with single device demonstrations on conductive bridge devices [63]
and WOx [69]. The author has demonstrated short term effects present in TiO2 memristors as
well, and exploited these in micro ANNs which can differentiate in between dissimilar spatio-
temporal stimuli [70] [71]. These results will be covered at length in Chapter 5.
Small scale ANNs which employ similar learning rules to biology have been demonstrated on
arrays including pattern classifiers using 9x2 [43] and 10x3 [72] crossbars. However, memristors
are not confined to the function of artificial synapses. NiO memristors, with a resistive switch-
ing mechanism described by threshold assisted switching, and thus being volatile, have been
used to build memristor based artificial neurons, named as neuristors [73] which can perform
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the function of spiking neurons. This opens the exciting avenue of integrating both neurons
and synapses using nano-scale memristive devices, of different flavours of resistive switching
depending on their functionality, with the possibility of even denser ANNs to be developed [74]
[43].
Conventional Analogue Circuits
This line of investigation tries to exploit the memristor as an analogue variable resistor that
can be electrically tuned (Fig. 2.7a,b). Utilising a memristor instead of any resistive array that
has the same functionality has several potential advantages:
• Potential area savings; 7 bit precision in a memristor has been demonstrated [19], at a
device area of 1µm2. There are indications that the bit/area ratio can further increase,
since the conductive filament area is not dependent on device size, as explained in Section
2.3.1. In contrast, if 128 resistance values are required in a digital potentiometer, for ex-
ample, with area constraint of 1µm2 for the corresponding resistor array and implemented
with standard polysilicon in CMOS IC’s, one resistor and adjacent connecting circuitry
would need to occupy ≈ 8000 nm2, or 88 × 88nm2, which is implausible.
• Decreased parasitics. Resistive arrays have state-dependent parasitics due to the com-
bination of resistors and MOS switches required to emulate the desired resistive state.
The resistive state of a memristor is encoded internally, so that it can have a constant
parasitic component.
• Facilitates an increase of functionality in analogue circuits which make use of the mem-
ristive dynamics directly.
• It decreases overall circuit complexity.
Most of the effort in this direction is limited to utilising ideal and/or threshold based memristor
SPICE models [75]. Utilising trivial memristor models makes many applications immediately
possible, such as: programmable gain amplifiers [76] (Fig. 2.7c), variable Schmitt triggers [77]
(Fig. 2.7d), variable filters [78] (Fig. 2.7f), variable oscillators [77] (Fig. 2.7e)) novel ADC/DAC
architectures [79] [80], automatic gain control [81], or adaptive circuits mimicking the learning
behaviour of amoeba cells [82] (Fig. 2.7g). Crossbar arrangements can lead to novel circuits
performing vector products [83], or multiply-accumulate operations [84], where a part of the
variables is translated into conductance of individual cells (Fig. 2.7h).
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Figure 2.7: Memristor implementations in conventional analogue eletronics: For T iO2 memristors, adapted from [19] a) Grad-
ual RESET transitions; b) Gradual SET transitions. Memristive circuit schematics for: c) Programmable gain amplifier; d)
Programmable Schmitt trigger; e) Programmable relaxation oscillator; f) Programmable band-pass 2nd order filter; g) Adaptive
circuits. h) Parallel multiply and accumulate circuit employing memristor crossbars: Voi = −Rf
∑N
j=1
Vj
Mij
30 Chapter 2. Literature Review
Solid state memristors have indeed qualitative similarities with ideal memristors, but they
differ in the magnitude of the signals that induce resistive switching, as illustrated in Fig.
2.7a,b. Also, solid-state analogue memristors have non-linear I-V characteristics which cannot
be ignored when they operate in analogue circuits. Practical reports of circuits that utilise real
solid-state memristors are very few. The large variations in device performance in between sim-
ilar cells makes modelling and direct implementation on chip for testing purposes difficult, and
extremely unpredictable. Alternatively, there are a range of memristor emulators utilised for
small scale memristive circuits, which again try to match the initial HP moving wall model [85]
[86] [87] [88]. This also indicates that few research groups have access to solid-state memristors
and such they rely solely on simulations and emulators to advance the field.
Nonetheless there is some progress made on practical application front as well. One of the few
memristor circuits was reported by the author. One memristor was included in the feedback
loop of an inverting voltage amplifier, and by externally writing the memristor, 8 separate
states and thus 8 separate gain levels were achieved [89]. Another hardware implementation
of a solid-state memristive device was a ring oscillator with variable frequency, its frequency
being given by a RC time constant where the resistor was replaced by a TiO2 memristor [90].
Four distinct frequencies were achieved owing to four distinct interchangeable resistive levels.
Furthermore, simple multiply-accumulate current mode circuits have also been demonstrated,
made possible by accurately setting the resistive state of TiO2 memristive devices beforehand
[19].
These initial efforts have laid the groundwork for future memristive analogue circuits. Novel
circuit topologies appear to be possible, offering reduced chip area, smaller parasitic effects and
lower circuit complexity. However testing these simulation-based circuits in practical implemen-
tations using solid-state memristors remains an open task, and is the gap that this dissertation
strives to fill.
Other Practical Implementations
Several other applications of memristors have been proposed:
• Digital Switches for FPGA signal routing: The computational (useful) part of an
FPGA chip represents 5 − 15% of total chip area, while the rest is occupied by inter-
connection switches and memory [91]. Placing memristor crossbar arrays on top of the
CMOS stack in a CMOL-like configuration, and utilising them as programmable switches,
can reduce the area strain of ever more complex and flexible FPGAs [92].
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• Logic: Simple circuit configurations of TiO2 memristors have shown performing imply
logic [93]. It has also been shown that only two memristors are required to compute all
Boolean logic functions [94]. Although the idea of localizing computation and memory in
the same volume is exciting, logic via resistive switching devices is still orders of magnitude
slower and power hungrier than standard CMOS established solutions [95].
• Chaotic circuits: Chaotic circuits are useful in cryptography and in the general study of
chaos. Simple chaotic circuits have been realised with memristor emulators which behave
like ideal memristors [96]. A practical circuit with solid-state memristors has not been
yet demonstrated.
2.4 Memristor Modelling
Nearly all memristor models include the initial qualitative descriptions of the ideal memristor
proposed by Chua [7]. These comprise: pinched hysteresis loop in an I-V plot when biased by a
bidirectional signal; one internal state variable; no-energy storage (0 crossing of the I-V loop);
non-volatility.
HP devised the first memristor model in their seminal paper [10]. The model assumes a by-
layer device, where applying voltage across its terminals modulates the relative thickness of
both layers (Fig. 2.8a). Consequently, the resistance of the device is modified, depending on
the polarity of the input. The boundary layer distance to one of the electrodes (usually the
thickness of the more conductive layer) represents the internal state variable of the device. It is
constrained in between the full thickness of the device and 0, translating into the cell resistance
having a minimum of Ron and a maximum of Roff . The speed of change of the boundary layer
is assumed to be constant across the full thickness of the cell.
In [75], Biolek has updated this initial model by adding a window function on mobility of
the boundary layer. In this way, the speed of resistive switching usually decreases when the
resistive state approaches any of the boundary values Ron or Roff . A number of window
functions have since been proposed [97] [98], as more experimental data became available. All
aim at providing more levels of freedom when setting up the internal variable dynamics in
circuit simulations, or fitting of measurements. Most induce non-linear drift of the internal
state variable. Biolek’s main contribution remains making the memristor model accessible by
providing a SPICE implementation in his paper.
Adding on to these advancements, voltage or current thresholds have been introduced, to reflect
observed measurements. Piece-wise linear and non-linear models have been proposed, which
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Figure 2.8: Memristor models: a) HP boundary layer memristor model; b) Voltage threshold effect induced by limiting the boundary
layer drift velocity at low voltages; c) Simmons tunnelling barrier model; d) Random circuit breaker model: red contacts are highly
conductive, black contacts are nearly insulating.
set the mobility of the boundary layer close to 0 for low voltages (or currents), and follow
an increasing trend for high voltages (or currents) [99] (Fig. 2.8b). This dynamic is present
in nearly all solid-state memristive devices. Moreover, practical memristor threshold voltages
have been shown to have a considerable distribution [100], even during repeated measurements
on the same device. Resistive switching depends both on signal amplitude and signal dura-
tion. Building upon measurements showing lognormal distribution of switching times vs pulse
amplitudes, stochastic models have been developed [101].
Until now, all presented models are inspired by both Chua’s framework and HP’s materials
insight. Physics based modelling of individual resistive states is presented in [40], [39]. The
same HP group proposed that resistive switching is induced by sub-nm changes in the width
of a tunnelling barrier formed between a bridging conductive filament and the closest electrode
(Fig. 2.8c). Their new interpretation is not conceptually far from their original model. While
each of the resistive states can be described by this model (I-V measurements correspond to
simulated tunnelling I-V curves of certain parameters), the dynamic of resistive switching itself
is still derived analytically. To the best of the author’s knowledge, this model is the most
accurate in describing individual resistive states. It is however computationally inefficient, the
main drawback being that the relationship between current and voltage is implicit.
The TEAM (ThrEshold Adaptive Memristive Model) model cherry picks the models which have
stood the test of time and brings them together into one versatile package [102]. It uses a Taylor
series expansion of the Simmons tunnelling barrier model to simplify the I-V computation. The
model however is deterministic.
Solid-state memristors can also be modeled as random circuit breaker networks (RCB) [103].
This approach differs from all presented earlier, because the focus is on describing the dis-
crete atomic structure of a device via a mesh of interconnected building blocks with varying
resistances (Fig. 2.8d). These building blocks, which can be considered to be point contacts,
or atomic switches, toggle their resistance between high and low values based on the voltage
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dropped across them during stimulation. Simulations reveal that conductive filaments form
naturally in such meshes. Some other measured responses, such as sudden unipolar events,
can be replicated by RCB networks [104]. Although this is a promising route to follow, the
end-game is full atomic description of a device, which quickly becomes unreasonable from a
computational point of view.
Research into memristor modelling has been quite prolific, however the effect is negative. The
wide range of memristor models spawned by vast amounts of practical measurements makes
simulations and fitting of experimental data confusing. There is no model at the moment which
predicts a device’s behavior straight after manufacture.
2.5 Moving Forward
This chapter has provided an overview of memristive systems, their underlying resistive switch-
ing mechanisms, and the range of applications which can benefit from their implementation in
novel circuit topologies.
A few difficulties in terms of future experimental work on solid-state memristors have been
identified: there is large variability in between similar devices, given by the intrinsic stochastic-
ity of the electroforming step; the lack of a comprehensive model that can be used to accurately
predict the behaviour of a memristive circuit will translate into trial-and-error circuit testing;
the magnitude range of input signals that can induce resistive switching in memristive devices
is broad; modulating a device’s resistive state in an analogue fashion would require a WRITE
mechanism with feedback, meaning the state is read in between each voltage pulse application
in order to converge it to a required resistive state - doing this in crossbars accurately can
provide intriguing new uses for memristive analogue circuits.
The work undertaken during this dissertation is mostly experimental. In order to mitigate the
issues described above, and with the purpose of doing pragmatic research, specifically tailored
measurement tools were developed first. These will be described in Chapter 3.
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Chapter 3
The mCAT: memristor
Characterisation and Testing Tool
This chapter describes the design procedure of the memristor Characterisation and
Testing Tool (mCAT) which was developed by the author in collaboration with
Dr. Alex Serb at University of Southampton (UoS). Firstly, general concepts of
READing and WRITEing operations on crossbar arrays of memristive devices are
presented. These are then implemented into several generation of the mCAT plat-
form, culminating with mCAT5 which represents the main instrumentation utilised
over the course of the PhD. The performance of READ and WRITE operations of
the mCAT5 are quantified on discrete resistors, then a bespoke resistor based 32x32
crossbar, as well as on solid state memristor arrays fabricated at UoS. A custom
graphical user interface (GUI) running on a local PC makes the mCAT platform
user-friendly.
3.1 Selectorless Crossbar Arrays
The standard manufacturing configuration of solid-state memristive devices is under the form of
selectorless crossbar array, meaning no transistor or selector diode is fabricated per crosspoint.
As outlined in Chapter 2.3.2, the benefits of such an architecture result from maximum possible
integration density of 1bit/4F 2 per element (F - feature size) for planar arrays or even higher
for 3D arrays [1]. It is easy to fabricate crossbars on top of a CMOS stack in what is known as
a CMOL configuration [2, 3, 4], reducing area strain on the silicon layer. However a pervasive
issue with crossbar arrays is represented by sneak-path currents, whereby applying a voltage
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across the electrode lines of a target device leads to the unintentional application of voltages
across all other elements in the array [5]. As a result, sneak-path currents flow through all
elements of a crossbar during any READ or WRITE operation (Fig. 3.1a). This can either
reduce accuracy of a crosspoint state READ [6], or change the state of unselected devices when
a WRITE operation is performed on a target device [7]. The effect of sneak paths can be
mitigated in either of three ways, each with its own benefits and disadvantages: add one select
transistor per cell in a 1T1R scheme [8], embed a passive selector device in each device stack
- 1S1R [9] [10] (bidirectional, which only conducts outside a specific voltage range, similar to
two anti-parallel diodes), or use an active current redistribution scheme which minimises stray
currents in inactive devices [11] [12]. Compared to selectorless approaches, selector based sneak
current mitigation techniques suffer from loss of scalability and impossibility of fully exploiting
the CMOL configuration (1T1R designs) and issues with reversibility of write process and
manufacturing complications (1S1R designs).
From a purely research perspective, a testing platform suitable for testing both single devices,
and devices in a crossbar configuration would yield a wide range of possible experimental routes
to be explored:
• easily interact with several individual nano-scale devices at a click of a button, instead of
manual probe handling.
• apply a wide range of pulsing scripts in order to quantify resistive switching for a range
of resistive states.
• quickly switch in between experiments without needing to re-program a measurement
instrumentation.
• how does reading accuracy degrade with increasing array size.
• how accurately can one device’s state be modulated in a crossbar configuration.
As both 1D1R and selectorless crossbars require some sort of active current redistribution
scheme, it is imperative to further investigate the advantages and limitations of different sneak-
path mitigation techniques.
3.1.1 Theory of READ Operation
An illustration of the sneak-path current issue is represented in Fig. 3.2a. Assume the target
device Mtarget at address w1 and b1 is selected by applying a voltage at the Vbias node and
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Figure 3.1: Crossbar sneak-path illustrations: a) Sneak path/sneak current problem in cross-bar arrays. Application of a bias
reading voltage on active word- and bit-lines causes disruptive currents to flow in neighbouring cells. b) Low-density solution for
sneak-path limiting involving transistor based selectors ’S’.
grounding the active bitline b1. If all other inactive word- and bitlines are shorted together at
node Vinactive (we call horizontal lines - wordlines and vertical lines - bitlines), the full crossbar
is reduced to the three-node/three-lumped-component circuit illustrated in Fig. 3.2b, where
Mw represents the parallel combination of all inactive devices on the active wordline (in this
case w1), and Mb represents the parallel combination of all inactive devices on the active bitline
(b1). All other inactive devices on the inactive word- and bit-lines are shorted together at node
Vinactive and do not influence the circuit any further. External circuits can access any of the
three nodes for either voltage or current sourcing/measurement, but any other currents flowing
within the cross-bar remain inaccessible.
Measuring the resistive state (memristance) of a target device Mtarget (‘READ’ operation)
requires accessing both the voltage applied to it (i.e. Vbias − GND in Figure 3.2(a)) and the
current flowing through it during biasing. As illustrated in Figure 3.2(b), the current through
Mtarget can be obtained if Mw is bootstrapped by appropriately biasing node Vinactive. In
practice such a read-out scheme may be implemented by a circuit as shown in Figure 3.2d.
Vbias and Vread are directly accessible by voltage measurement and the current through Mtarget
is indirectly computed via Rsense thus allowing calculation of the analogue resistance value of
Mtarget by solving the voltage divider network.
This is not the only way to gain access to the Mtarget current. For example, if the grounded
node is connected instead to e.g. a transimpedance amplifier (TIA) virtual ground and Vinactive
is biased to GND (Fig. 3.2e). In this way, no current is passing through Mb towards the TIA
virtual ground and thus access to the current through Mtarget is achieved.
A crucial characteristic of the proposed read-out schemes is the fact that Vinactive has to be
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Figure 3.2: Sneak-path mitigation techniques: a) Illustration of a m x n (of which the first 3 word- and bit-lines are shown) crossbar
array with Mtarget - device under test located at the cross between active wordline (w1) and active bitline (b1), Mw - parallel
combination of all inactive devices on the active wordline, Mb - parallel combination of all inactive devices on the active bitline:
(b) Reduced three-node/three-lumped-component circuit. c) Conceptual circuit for a ’write’ operation performed on same target
device. d) Conceptual circuit for reading linear analogue resistance values. e) Conceptual circuit for reading non-linear resistive
devices.
derived from Vbias or GND (e.g. by buffering) so as to allow separation between the currents
flowing through Mtarget and the rest of the array, and is therefore accuracy-critical. The criti-
cality occurs from the worst-case scenario whereby the target is in a very high resistive state
and the lumped component Mw (or Mb) consists entirely of memory cells in very low resis-
tive states, thereby forming a very low impedance path between Vbias and Vinactive, or between
Vinactive and virtual GND. Even small offsets in the generation of Vinactive (via buffering) can
lead to significant amounts of current being diverted through Mw or Mb and hence corrupting
the estimated target state.
3.1.2 Theory of Write Operation
RRAM cells are usually characterised by a voltage switching threshold (Vthr) under which no
applied potential can disturb its resistive state [13]. This characteristic is utilised in the active
WRITE scheme by applying half of the active device’s write voltage (Vwrite) to all inactive lines
as illustrated in Figure 3.2(c). By setting Vwrite > Vthr and Vwrite/2 < Vthr then the risk of
accidentally programming adjacent devices when writing only on Mtarget is decreased. Mtarget
will have a potential of Vwrite while both Mb and Mw will see only Vwrite/2 Note that the write
operation is not accuracy-critical, i.e. small variations in Vinactive do not significantly perturb
the WRITE operation.
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3.2 Evolution of the mCAT
In order to facilitate mass testing of selectorless crossbar arrays, a memristor Characterisa-
tion and Testing instrument (mCAT) was designed and manufactured in collaboration with
Dr. Alexander Serb at University of Southampton. A universal testing platform for selectorless
crossbars allows implementation of arbitrary reading and writing techniques and also accelerate
the process of mass testing of memristors. Furthermore, this kind of testbed can be made at a
much lower cost compared to a multi-functional platform such as a Switch Array coupled with a
Source Measure Unit. Switch Arrays are matrices of switches that can route several signal paths
to the desired cross-point, while Source Measure Unit are standard measurement instrumen-
tation which perform complex characterisation based on variable frequency I-V measurements.
The mCAT can also mitigate the issue of several researchers utilising the same (and usually
only) measuring equipment in a laboratory, resulting in cluttering, delay and annoyance.
The development of the mCAT was treated in a similar fashion as the build-up of a commercial
product. A prototype was built and its performance tested on both discrete resistors and stand-
alone memristive devices. Functionalities that proved to be useful were kept and the testbed
was updated to a new version where new functions were introduced and tested again. This
iterative process of product development minimises the risk of ending up with a non-functional
platform and maximises the chance of successful implementation of the final testbed, compared
with the design and manufacture of a complex platform from the start, where debugging could
prove to be difficult.
All mCAT versions utilise an NXP mBED LPC1768 microcontroller which handles the control
of adjacent electronic components and also facilitates serial communication with a local PC
from which the user can control the mCAT. The mBED is a versatile microcontroller which
boasts the following features:
• 21 digital 10 ns transition general purpose input/output (GPIO) pins of 0/3.3V;
• 5 x 12 bit analogue to digital converters (ADC’s) and 1 x 10 bit digital to analogue
converter (DAC) on board;
• Serial communication with a local PC;
• Programming in C over an on-line compiler;
• Small form factor - 40 pin 0.9 inch DIP package.
The mCAT has undergone 7 iterations illustrated in Figure 3.3. The bulk work on the devel-
opment of the mCAT was divided in between the author, who lead the project (Radu Berdan
- RB), and Dr. Alexander Serb (DrAS) at UoS. Version 3b and 5 were utilised mostly by the
50 Chapter 3. The mCAT: memristor Characterisation and Testing Tool
Figure 3.3: Design iterations of the mCAT.
author and are currently also being in use by Dr. Alexander Serb and PhD candidates Isha
Gupta and Maria Trapatseli at UoS. The final mCAT5 version is described in detail later in
this Chapter.
Chronological development iterations of the mCAT are listed below, and an illustration of the
design history is illustrated in Fig. 3.3.
A comparison between all mCAT versions in terms of functionality is summarised in the table
below:
3.2. Evolution of the mCAT 51
mCAT0: by RB;
Hardware: breadboard with DIP off-the-shelf components;
Software: mBED - C++; PC - terminal connection sending
manual UART commands;
READ: 10kΩ to 1MΩ with < 10% error;
WRITE: ±8V , minimum 10µs;
Can only interface with single devices.
mCAT1: schematic by RB; layout by RB;
Hardware: PCB;
Software: mBED - C++; PC - terminal connection sending
manual UART commands;
READ: 1kΩ to 10MΩ with < 10% error;
WRITE: ±8V , minimum 10µs;
Can interface up to 12× 12 crossbar arrays;
No sneak path mitigation techniques;
Any pin configuration of the DUT array is supported, word-
lines and bitlines can be interchanged with ease.
mCAT2: schematic by RB and DrAS; layout by DrAS;
Hardware: PCB;
Software: mBED - C++; PC - terminal connection sending
manual UART commands;
READ: 1kΩ to 10MΩ with < 10% error;
WRITE: ±8V , minimum 10µs;
Can interface up to 12× 12 crossbar arrays;
Implements basic sneak-path currents mitigation techniques:
multi-port current redistribution for READ and V/2 program-
ming scheme for WRITE;
Implements a WRITE current limiting (CL) circuit, similar
to Compliance Current programming technique.
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mCAT3: schematic by RB and DrAS; layout by DrAS;
Hardware: PCB;
Software: mBED - C++; PC - terminal connection sending
manual UART commands;
READ: 100Ω to 10MΩ with < 10% error;
WRITE: ±8V , minimum 10µs;
Can interface up to 12× 12 crossbar arrays;
Nearly all through-hole components have been replaced with
sourface-mount devices (SMD).
mCAT4: schematic by DrAS; layout by DrAS;
Hardware: PCB;
Software: mBED - C++; PC - terminal connection sending
manual UART commands;
READ: 100Ω to 10MΩ with < 10% error;
WRITE: ±8V , minimum 10µs;
Can interface up to 12× 12 crossbar arrays;
Analogue switching gates were replaced with relays to inves-
tigate the benefits of minimal switch resistance when probing
crossbar electrode lines. Benefits proved to be slim;
Transimpedance amplifier (TIA) based reading technique was
implemented and behaved well;
Headers were introduced to support connection to an external
probecard for on-wafer measurements;
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mCAT3b: schematic by RB; layout by RB;
Hardware: PCB;
Software: mBED - C++; PC - MATLAB based graphical user
interface;
READ: 100Ω to 10MΩ with < 10% error;
WRITE: ±12V , minimum 1µs;
Can interface up to 32× 32 crossbar arrays;
Same functionalities as mCAT3
WRITE power buffers introduced to allow current redistribu-
tion schemes to be applied for 32x32 arrays of small memris-
tance;
mCAT5 Leopard: schematic by RB; layout by RB;
Hardware: PCB;
Software: mBED - C++; PC - Python based graphical user
interface;
READ: 100Ω to 20MΩ with < 10% error;
WRITE: ±12V , minimum 100ns;
Can interface up to 32× 32 crossbar arrays;
All functionalities of mCAT3b kept;
Novel Current Limiting circuit included, programmable be-
tween 10µA to 10mA in 1024 steps.
Voltage and current biasing possible;
Kelvin sensing possible on both word- and bit-lines;
BNC connectors facilitate external connections of any word-
and bit-lines with other circuits;
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mCAT version
Functionality 0 1 2 3 3b 4 5
Probe single devices x x x x x x x
Probe up to 12x12 crossbars x x x x x x
Probe up to 32x32 crossbars x x
Connectivity with external probe-card x x
Current sneak path mitigation x x x x x
TIA based current sensing technique x x
Current limiting capability x
Kelvin sensing capability x
Table 3.1: Functionality checklist for all mCAT versions.
3.3 mCAT5 Leopard
The mCAT5 Leopard is the final version of the memristor testing platform family developed
over the course of this PhD. A simplified circuit schematic diagram is illustrated in Appendix B
and a picture of the hardware PCB is shown in Fig. 3.4a. The key components of this platform
are:
• An mBED LPC1768 microcontroller;
• A subtractor op-amp (named Bias Generator) which scales the mBED DAC from 0 ->
3.3 V to ±12V at VOUT ;
• A sense resistor bank allowing connection of the bias generator to the cross-bar array via
different sense resistors or a resistorless, by-pass path (progM MUX);
• READ and WRITE feedback buffers;
• Programmable current source for current pulsing;
• TIA read amps and respective reading amplifier chains;
• Word- and bitline access multiplexer banks;
• PLCC68 DIP slots for interfacing with packaged devices and header pins for interfacing
with memristive devices directly on wafer via a custom probe-card;
• A variety of ‘housekeeping’ systems (power management, multiplexer controllers).
Fig. 3.4b shows the full system view broken down into individual functional blocks. A simplified
schematic of the system is illustrated in Appendix B, and should be consulted while reading
this Chapter. Devices can be packaged in standard PLCC68 holders and plugged into the on-
board receptacle on the mCAT hardware, or on-wafer devices can be measured via a custom
probe-card which can be connected to 4 strings of dedicated header pins on the mCAT PCB.
The custom circuitry is controlled by the mBED u-controller which is programmed in C and in
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Figure 3.4: a) Overview of the hardware mCAT PCB highlighting positions of main functional blocks. b) Measurement connectivity
showing data flow from device level to raw measurement data.
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turn receives commands from a bespoke software control interface, programmed in MATLAB
and Python, via a USB link. Data is saved in raw format as a text file which can then be easily
parsed and formatted by any graph plotting/modelling software. The control interface and its
embedded features will be described in Section 3.3.4.
The core functionality of the mCAT is to perform accurate READ and flexible WRITE op-
erations on stand-alone or crosspoint devices in a crossbar array. All other characterisation
capabilities represent complex combinations of these two types of operations, methods which
are derived from the concepts described earlier in this Chapter, and are described later in this
section.
3.3.1 Self Calibration
The mCAT has a self calibration routine implemented in order to estimate certain crucial
parameters utilised in software calculation of measured values. These parameters include the
linear function between the Control DAC 10 bit word and the output voltage value of the
Bias generator at Vmem, and estimating the gain of several voltage amplifiers such as the
ClassicRead and the ReadPortBank op-amps. Four discrete 0.1% tolerance resistors of 1k,
10k, 100k and 1M Ω are included on the mCAT platform in a calibration resistive array.
These are used as dummy devices and their resistance is measured in different configurations
along with the progM by-passing resistors, by implementing an extensive search algorithm on
the mBED software to find the crucial parameters outlined above. This calibration process
runs when the mCAT is connected to the dedicated PC GUI, and before any pulsing script is
applied, in order to compensate for time and temperature dependent drift of discrete component
parameters.
3.3.2 Linear Resistor READ Operation
For a linear resistor measurement (henceforth called ClassicRead), the simplified circuit
schematic employed by the mCAT is represented in Fig. 3.5. Assuming the progM MUX
address is ’000’ and Vmem = 0 V, the operation proceeds as follows: first the target device is
selected by connecting the corresponding (active) wordline to the Vbias node and the respective
bitline to GND. The inactive word- and bit- lines are shorted together and connected to the
output of the ’READ’ feedback buffers OPw and OPb. Then, the mBED sets its DAC (output
pin ’Control’) to facilitate Vmem=0.5V (default value but programmable) and subsequently
connects Rp1 to the Vbias node by setting the progM MUX address to ’001’. This provides
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Figure 3.5: ClassicRead READ operation simplified circuit schematic employed for linear resistors.
a DC bias to the bootstrapping feedback buffers (OPw and OPb) inputs which henceforth
constantly performs its bootstrapping function on the inactive crossbar lines. Vmem is sampled
by the mBED (step not included in the figure). Vbias is then sampled by the mBED through
the OP66 op-amp with a gain of 6.6V/V . The scaling is performed so that the quantized
error of the mBED ADC measurement is minimised, by magnifying the 0− > 0.5V range that
Vbias can achieve to the full 0− > 3.3V range of the mBED ADC. For both cases, typically 50
measurements are taken at full reading rate and are averaged as a compromise between speed
and noise rejection. The estimates of Vbias and Vread along with the value of the first sense
resistor Rp1 used yield enough information for a first calculation of the target memristance
MS1. Time delays are introduced to ensure voltage readings are performed after all nodes have
settled.
Next, the Rp1 is switched out, the Rp2 resistor is switched in, and the previous procedure
of measuring Vbias and Vread is repeated yielding a new candidate value of memristance MS2.
This sequence is repeated for all sense resistors producing four different values MS1−>S4 for the
resistance of the target device, each one corresponding to its respective sense resistor utilised
Rp1−>p4, where Rp1 = 1MΩ, Rp2 = 100kΩ, Rp3 = 10kΩ and Rp4 = 1kΩ. These are recorded
by the mBED. Finally, from all calculated MS1−>S4, a single value MSi is chosen in software
as the final read value of memristance, where i is the index at which
∣∣∣MSi−RpiRpi ∣∣∣ is minimised.
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This ensures that a reading is taken at the point where ∂Vbias/∂Mtarget is maximised allowing
for a minimal δM change that will produce a 1 LSB shift in voltage at the input of the mBED
analogue-to-digital converter ADC. To prove this, note that from Figure 3.2d:
Vbias =
Vread ·Mtarget
Mtarget +Rsense
(3.1)
∂Vbias
∂Mtarget
=
Vread ·Rsense
(Mtarget +Rsense)2
(3.2)
∂2Vbias
∂Mtarget∂Rsense
=
Vread(Mtarget −Rsense)
(Mtarget +Rsense)3
(3.3)
where (3.2) expresses the sensitivity of the measurement node voltage Vbias to differences in the
value ofMtarget (measurement sensitivity) and (3.3) expresses the sensitivity of the measurement
on the value of the sensing resistor used. Hence the maximum sensitivity for given Mtarget and
Vread is reached when Mtarget = Rsense. The read time for one cell is ' 15ms, most of which
is spent on settling time delays during each Rsense sampling. Reading several resistors over
a range of 100 to 10MΩ allowed for benchmarking single device reading performance. Every
data point in Fig. 3.7a represents the mean error between one READ averaged over 100
reading operations performed by the mCAT, and a high accuracy multimeter reading of the
corresponding resistance on the X axis. Fig. 3.7b represents the standard deviation (σ) of each
100 measurements from above, normalised over the mean value. Both precision and accuracy
fall below 1% for 100 to 1MΩ, while performance degrades for higher resistance values.
3.3.3 Non-linear Resistor READ Operation
For a non-linear resistor measurement (henceforth called TIAread), the mCAT reading
circuit is reduced to Fig. 3.6. A similar bootstrapping mechanism is enforced here as well:
inactive word- and bit lines are buffered to GND. The active wordline is biased directly by
the bias generator, and the active wordline is connected to the virtual ground of a variable
TIA (TIA1) which is then followed by a series of scaling amplifiers which allow reading of a
wide range of currents for a positive, as well as a negative bias. Due to the bootstrapping
topology and assuming all discrete components are ideal, the current passing through Mtarget
will yield a voltage of Vout ≈ −Vbias × RsenseMtarget at the output of the TIA1 op-amp. The following
op-amp scales Vout to an appropriate value to be read by the TIAread pin mBED ADC. For
noise considerations, it is important to maximise the gains of the first stages while keeping
the gain of the later stages low. To achieve this, while maximising the dynamic range of the
currents which can be read at reasonable accuracy, both the OPg and the TIA gains are set
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Figure 3.6: TIAread : TIA based READ operation employed for non-linear resistors.
Figure 3.7: READ operation performance: a) Accuracy of linear resistor measurement method; b) Precision of linear resistor
measurement method. c) Accuracy of non-linear resistor reading method; d) Precision of non-linear resistor reading method. The
readings were performed at two different voltages showing an increase in accuracy with increasing reading voltage. Good reading
accuracy is achieved over 5 orders of magnitude. e) Non linear reading of resistors spanning from 100Ω to 100MΩ at reading
voltages of −3 to +3V in 0.1V steps. Reading error is evident for 100Ω resistor indicating the upper limit of current measurement
of ≈ 7mA.
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at optimum levels via a binary search algorithm developed by A. Serb at UoS. The algorithm
takes into account the maximum values that the output of the TIA1 op-amp (in this case
≈13V) can attain, and also makes sure that no more than 3.3V is ever applied to the TIAread
ADC (gain of the OP22 op-amp is 0.22V/V). With the algorithm in place, one reading takes
20ms to perform and its accuracy and tolerance are illustrated in Fig. 3.7c and Fig. 3.7d,
respectively. Fig. 3.7e shows TIAread reading of 7 resistors of 100 to 100MΩ at voltages
spanning ±3V. Compared to ClassicRead, the TIAread method has two main advantages:
reading at a wide range of voltages at both polarities, whereas the previous method is limited
to 0.5V. Disadvantages include a slightly higher error in reading which could be circumvented
by increasing the number of samples which are attained during final value estimation.
3.3.4 WRITE Operation
Figure 3.8: Voltage pulses of 0 to 12V and widths of 100, 120 and
140 ns showing capability of the mCAT to measure time in 20ns
steps.
In WRITE mode, and using no current lim-
iting, the mCAT circuit is reduced to Fig.
3.9. With initially all switches open, and
the progM MUX set to address 111 bypassing
all Rp resistors, the WRITE operation pro-
ceeds as follows: first the target device is se-
lected and the output voltage Vmem=Vwrite is
set to the desired value. Tanking capacitors
Ct charge with respective voltages of Vwrite for
the active wordline wordline1, while wordline0
and bitline0 Ct’s charge to Vwrite/2. This ini-
tial tanking charge step is performed in or-
der to accelerate the rise time of the subse-
quent voltage pulse. The by-pass switches
(flashWrite) are flash closed for the desired
pulse width duration. During the initial rise time of the pulse, charge is being supplied by the
tanking capacitors, whilst the bias generator buffer BUF and the inactive line buffers OPw and
OPb supply current in order to keep the voltage on the taking capacitors at Vwrite, or Vwrite/2,
respectively. With the tanking capacitors in place, there is less strain on the line buffers during
the initial rise time, which would otherwise be limited by the slew rate of each op-amp. With
additional Assembly level programming of the mBED, minimum pulse widths of 100ns, variable
in 20ns steps and with rise and fall times of 40ns and amplitudes up to ± 12 V were achieved,
as shown in Fig. 3.8.
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Figure 3.9: WRITE operation: normal voltage pulsing equivalent circuit, with no current limiting.
Figure 3.10: WRITE operation with current-stop voltage pulsing - equivalent circuit.
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Voltage pulsing with current limiting is implemented by the circuit configuration illustrated
in Fig. 3.10. In this setup, it is possible to accurately limit the current on one device only if
stand-alone memristors are employed. Initially, the active device is selected, the flashWrite
switch is left open and the tanking capacitor Ct charges up to Vwrite. On the active bitline path,
the Mtarget current during the voltage pulse will pass through the TIA1, OPg path, followed
by two comparators, either OPc- and OPc+ (depending on the pulse polarity), and a dual SR
latch with OR-ed outputs towards the CCtrigger digital input to the mBED. For a positive
voltage pulse, the SR latch will trigger only if the OPc+ non inverting input becomes greater
than 100mV. For a negative voltage pulse, the same will happen only if the inverting input of
OPc- goes below -100mV. Along with the range of gains of the OPg op-amp (0.1,1,10 and 100
V/V) and the range of resistances of the digital potentiometer Rsense (100− > 100kΩ in 1024
steps), the limiting current IC can be calculated:
IC =
100mV
Rsense · gainOPg (3.4)
which yields current limiting in between ±10mA to ±10nA, programmable in 106 steps.
Another coarse current limiting method can be employed by performing the WRITE method
utilising the circuit in Fig. 3.9. Instead of bypassing the progM MUX via the ’111’ address, the
pulse is applied through one of the Rp resistors, implementing series resistive feedback. Even
though it is impossible to limit the current to a specific value, utilizing this method minimises
the risk of permanently hard switching a memristive device in a low resistive state.
3.3.5 Control Interface
The mCAT hardware platform is controlled through a custom GUI. Initially, for mCAT versions
0, 1, 2, 3 and 4, mCAT commands were encoded in characters sent through a command terminal
(Fig. 3.11a). Data was then recorded as raw text sent back through the USB link. For version
3b, a dedicated MATLAB GUI was built which boasts intuitive control and interaction with
individual crosspoint memristors (Fig. 3.11b). Single devices, full arrays or a range of devices
can be quickly read, their state programmed, or one particular pulsing sequence applied at a
click of a button. Although quite versatile, the MATLAB GUI proved to be difficult to scale up,
as more functionalities were introduced on the software level on both the GUI and the mBED.
Hence for mCAT5 the GUI was re-written in Python tkinter (Fig. 3.11c) which proved to be
superior in terms of speed of data display, robustness of USB communication and the overall
look-and-feel.
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Figure 3.11: mCAT control GUI iterations: a) Raw terminal based control of the mCAT. b) MATLAB bespoke GUI. c) Current
Python based control interface.
The Python GUI (Pynterface) is illustrated in Fig. 3.11c and has multiple panels with specific
functionalities:
• Connect panel: Contains buttons for connecting, disconnecting and resetting the mCAT.
To start a measurement session, the user needs to select the corresponding COM port
which is allocated to the mCAT and press Connect.
• Crossbar under test panel: Direct selection of individual devices is performed by
left clicking the required position. The selected crosspoint is highlighted by a thick black
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outline and represents the current device under test (DUT) for any further operation. The
resistive state of each device is represented by the color of the cell, and the color coding
is illustrated at the right of the crossbar. Hovering over a cross-point reveals the absolute
resistance value of the last read operation. Additionally, left clicking and dragging allows
selection of a square region of devices in a crossbar if local testing is required.
• Reading panel: Contains buttons for reading a single selected cell or the full crossbar.
the ’SA’ checkbox restricts the crossbar active devices to any combination of devices in
a 32x32 crossbar (explained later). The read type can be changed via the drop down
menu in between the linear resistor measurement (named ’Classic’) and the non-linear
resistor measurement (named ’TIA4P’). The reading voltage can also be set via the input
text field. Clicking ’Update’ updates the reading method on the mBED. Selection of a
crosspoint in the ’Crossbar Under Test’ panel immediately updates the text field showing
the selected word- and bitline address and the corresponding resistance value (only if the
device has been read at least once before).
• Manual pulsing panel: Manual pulsing of 0 to ±12V and down to 100ns can be applied
on the selected DUT by pressing ’+Pulse’ (positive pulse) or ’-Pulse’ (negative pulse).
Separate input fields have been introduced for each polarity due to the fact that SET and
RESET memristor operations usually occur at different voltages.
• History log panel: All operations including selected devices are recorded informally
and time-tagged for quick checking.
• Live data display panel: (top right Fig. 3.11) Top plot shows the resistive state evolu-
tion of the DUT with its corresponding address shown in the title of the figure. Bottom
plot shows the pulse amplitude and pulse duration per pulse number in chronological
order. During the application of an automated pulsing script, the plot is updated live
with incoming measurement data.
• Save data options panel: Contains options for saving raw data in a standard text file.
Each READ or WRITE operation is recorded per crosspoint and is tagged accordingly
depending on which operation it is part of, in order to be easily identified by any other
plotting software. The ’History Log’ and the current displayed figure in the ’Live data
display panel’ can be saved as a text file, and publication-quality .eps or .png.
• Display options panel: The Live data display panel can be adjusted here by choosing
to display all recorded data at the selected DUT or only a set number of points by
inputing the required number in the text box. Moving the slider moves the display window
forward or backward in time for quick visualisation of interesting device dynamics. ’log
Y’ checkbox sets logarithmic scaling of the Y axis on the resistive value live plot.
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• User input crossbar panel: Target values for resistance of each crosspoint can be set
here. A specific pulsing script would then try to match the crossbar under test memristor
values to the ones set by the user (explained later).
• Pulsing script panel: The drop-down menu contains a number of custom pulsing
scripts, and selecting one displays its corresponding options which the user can then
set. The pulsing scripts were coded as separate Python files which allows very quick in-
clusion into the interface software. Panels include custom device operation scripts such as
FormFinder, SwitchSeeker, general purpose functionalities such as Arbitrary Waveform
Generator and I-V CurveTracer, and memristor specific characterisation pulsing scripts
such as Endurance and Retention. The pulsing scripts are described in the following
sections.
In the context of characterising analogue resistive switching, the following three custom pulsing
panels were mainly utilised: FormFinder, SwitchSeeker and CurveTracer, described below:
FormFinder: This script is utilised mainly for electroforming. Starting with a pristine
device which is in a HRS, a pulsed voltage ramp is applied of increasing amplitude and
increasing width. After each pulse the memristance of the DUT is read and the sequence
is halted only if the resistance has dropped below a threshold value, or below a percentage
value from the initial HRS. Pulsing through a series resistor is advised in order to reduce
the risk of hard switching. Fig. 3.12b shows successful electroforming of a TiO2 memristor
when a ramp was applied with 0 to 12V in 0.25V steps and pulse width constant at 100ms.
Figure 3.12: a) FormFinder pulsing panel with corresponding editable parameters. b) Example of a FormFinder pulse train
which resembles electroforming. The sequence stops when the resistance of the DUT has dropped below a settable value.
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SwitchSeeker: This algorithm applies increasingly intrusive pulsing ramps with the pur-
pose of modulating the resistance of a DUT in an analogue fashion. Positive and negative
ramps are alternated, and their final amplitude gradually increased until the resistance
exceeds a programmable tolerance band. The purpose is to automatically find the puls-
ing parameters which can induce bipolar analogue resistive switching in a memristor. The
biasing parameters can then be used to tailor novel circuits topologies which employ the
respective device. Described in Chapter 4, and illustrated as a flowchart in Appendix E.
Figure 3.13: a) SwitchSeeker pulsing panel with corresponding editable parameters. b) Example of a SwitchSeeker pulsing
sequence: as the pulsed ramp amplitude increases gradually, the resistive switching is more pronounced.
CurveTracer: A general purpose pulsing script which performs 2-point current and voltage
measurements over a wide dynamic range. The algorithm applies a voltage ramp on a DUT
and performs a TIA read at the end of each ramp step with minimum ramp pulse width of
100ms, from which the last 20ms are spent on TIAread. I-V measurements can be performed
in ’pulsed’ or ’staircase’ mode, or can be restricted for only a positive or negative ramp.
Figure 3.14: a) CurveTracer pulsing panel with corresponding editable parameters; b) I-V measurement of the circuit in the
inset: two anti parallel pn diodes in series with a 100kΩ measured by a Tecktronix 6000 oscilloscope (blue line), and by the
mCAT5 system running CurveTracer algorithm (red squares); c) CurveTracer I-V response of a T iO2 memristor showing
bipolar resistive switching; d) Same measurement as in c) with absolute values of current on log scale.
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Other pulsing modules include:
Arbitrary Waveform Generator: Applies a custom voltage waveform read from a text
file with device READs applied at programmable intervals. Coded by DrAS, this module
is used mainly to test solid state memristor’s responses to neural recordings.
Endurance: Toggles the device in between LRS and HRS alternatively by applying pairs
of opposite polarity voltage pulses for any number of cycles.
Retention: Measures a device’s resistive state (at programmable Vread) at regular intervals
for an extended period of time (indefinite).
3.3.6 Performance at Crossbar Level
While the mCAT is capable of measuring single devices with good accuracy, it is important
to measure the performance at crossbar level. For this task, a custom 32x32 resistor crossbar
array was manufactured in order to measure the accuracy of the read operation. A limited
range of resistor was utilised (1 k, 5.6 k, 10 k, 56 k, 100 k, 560 k and 1 MΩ) with the color map of
the position of each resistor on the array displayed in Fig. 3.15a. The configuration was chosen
such as to provide high stress conditions (high resistance elements sharing word or bit-lines
with many low resistance elements) which are more likely to disrupt the correct reading of the
target resistor due to sneak path effects, and such test the limitations of the system.
Reading errors of the ClassicRead algorithm over the full array are illustrated in Fig. 3.15c and
reading errors per individual resistor class (1kΩ, or 5.6kΩ etc...) in Fig. 3.15d. For TIAread,
the same results are illustrated in Fig. 3.15e and f. It can be observed that overall - the
higher the resistance of the target device, the higher the reading error. Although this is not
necessarily a rule of thumb, it is important to visualise this practically, especially in cases when
the high resistance target device shares word or bit line with low resistance devices. Recalling
from Fig. 3.2, the parasitic lumped components Mw and Mb have a disruptive influence on the
target current which in turn offsets the device reading. Additionally, finite resistance of the
access MUX switches, along with non-zero voltage offsets of the read biasing (bootstrapping)
amplifiers contribute to the errors. For ClassicRead, it is interesting to note that all devices
are either under or over-estimated with 95% of the devices having reading errors of below 90%.
On the other hand, TIAread method over-estimates the resistance of some devices, mainly
the high resistance ones which translate into only 75% of the devices being read with below
90% relative reading error, and 80% of the devices are read with less than 100% reading error.
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Figure 3.15: READ operation performance on crossbar arrays: a) Linear resistor values of the test crossbar illustrated in b). b) Ab-
solute error map between ClassicRead measurement and real resistance map in a). c) Normalised reading errors
∣∣∣Rmeasured−RrealRreal ∣∣∣
(%) performed by ClassicRead of all resistors in the crossbar illustrated in b). Each bin shows % of all devices that were read with
an error of less than the corresponding bin value, color coded stack for each type of resistor. d) Normalised reading errors as in
c) per type of resistor for ClassicRead. e) Normalised reading errors
∣∣∣Rmeasured−RrealRreal ∣∣∣ (%) performed by TIAread of all resistors
in the crossbar illustrated in b). Each bin shows % of all devices that were read with an error of less than the corresponding bin
value, color coded stack for each type of resistor. f) Normalised reading errors as in e) per type of resistor for TIAread.
These errors indicate that neither of these methods, in their present form, is unsuitable for
reading large selectorless crossbar arrays of linear resistors with high bit accuracy. However, on
solid-state memristors, analogue resistive switching yields states which have a non-linear I-V
characteristic and can prove beneficial. The disruptive current through Mw would be small,
provided that the voltage dropped across it is equal to the offset voltage of a buffer ( mV or
less). Nonetheless, further mitigation techniques aimed at increasing the reading accuracy in
crossbars are implemented and described in Chapter 5.
Fig. 3.16a shows a full 32x32 crossbar of Cr/Pt/TiO2−x/Pt stack of 30x30 µm2 surface area
devices in pristine state, with their cumulative resistive state distribution illustrated in Fig.
3.16b. A custom made probecard was used to access devices directly on wafer (Fig. 3.17f).
Each device in the crossbar was subjected to an electroforming step induced by the FormFinder
pulsing script described earlier (voltage ramp of 0 to 8 V amplitude in 0.25 V steps, 10ms pulse
width), which was applied automatically over the whole crossbar via the software GUI. Full
array reading after this step is illustrated in Fig. 3.16c with its corresponding individual
resistive state distribution in Fig. 3.16d showing high yield successful electroforming of solid
state memristors directly on wafer. The large variation in resistive states was predictable and
confirms the worries expressed in literature.
Next, the influence of a local WRITE operation on adjacent devices in an array is quantified.
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Figure 3.16: Measurements from a T iO2−x RRAM crossbar on wafer. a) Resistive state distribution for a pristine 32x32 crossbar
array; b) Resistive state distribution after electroforming. c) Resistance map after electroforming of results in b).
Figure 3.17: WRITE operation sneak-path mitigation results: a) Modulation of resistance of a single solid state T iO2−x memristor
cell (MT located in a 32x32 crossbar array under the pulsing scheme illustrated in b). c) Normalised read-outs for all devices
in the prototype array without the target device MT : ∆M21 = M2-M1, where M1 and M2 represent the read resistances of all
1023 devices, before (M1) and after (M2) the application of the pulsing scheme of b) to MT . d) Same normalised read-out errors
∆M32 = M3-M2 where M3 represents the read resistances immediately after the pulsing of Mt and the read sequence of M2. The
error distribution is similar. e) Packaged 32x32 RRAM cells in standard PLCC68 package, connected to the mCAT; Inset shows
exposed memristor die; f) Microscope photograph of a 32x32 T iO2−x RRAM crossbar array on wafer interfaced by the mCAT via
a 64 pin probe-card.
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A crossbar of 2x2 µm2 memristors with Ti/Pt/TiO2−x/Pt (5/10/25/10 nm) stack was diced,
packaged (Fig. 3.17e) and electroformed in an identical way as above. The full array except a
previously selected target deviceMtarget was measured twice giving two vectors of resistive states
M1 and M2. The normalised error values in between the two separate readings is illustrated in
Fig. 3.17c and are within the noise floor. Next, Mtarget’s resistance is modulated in 5 separate
steps (Fig. 3.17a) by applying 5 separate voltage ramps on the respective word and bit-line
address (Fig. 3.17b). The full array is measured again after this operation and its normalised
reading error compared to M2 is illustrated in Fig. 3.17d showing minimal disturbance of the
WRITE operation on remaining devices in the array.
In this final section, the performance of the mCAT was validated against a discrete resistor
32x32 crossbar, and also on solid-state 32x32 RRAM crossbars. It is thus possible to utilise
this platform with confidence to perform further experimental work on solid-state memristors.
The mCAT platform has been peer reviewed and published in IEEE Transactions on Electron
Devices [14].
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Chapter 4
mCAT Applications
The previous Chapter described the design process and embedded functionalities
of the mCAT platform. In this section, the practical utilisation of the mCAT on
stand-alone devices is presented, in the context of finding, inducing and quantifying
analogue resistive switching in TiO2 memristors. Firstly, the proposed methodology
for activating a pristine device (also known as electroforming) is introduced. Next,
methods of inducing analogue resistive switching are presented, with explanations
on what the benefits of each are, including a versatile custom bias-parameter finder
which can be used to extract pulsing characteristics for gradual resistive switching.
Further, an extensive I-V characterisation of a wide spectrum of resistive states for
two separate memristive devices is performed, revealing excellent agreement with the
Simmons tunnelling barrier model. These results indicate a novel way of visualising
the extending and retracting of the initial strong conductive filament during analogue
resistive switching. Finally, a methodology employed to perform mass memristor
characterisation is presented, a valid route for investigating the cause of variability
in apparently similar memristive devices.
The mCAT was developed in order to accelerate the measurement of novel RRAM elements.
Due to the modular structure of the underlying control code (both on the mBED (C++) and
PC (Python) level), along with performant circuit topologies employed on the mCAT hardware
platform, the system is capable of accommodating a wide range of memristive device types
which require diverse biasing parameters. The large spectrum of memristive device behaviour is
further relevant when inducing and characterising analogue resistive switching, which represents
an important part of the PhD work presented here. Achieving bistable resistive switching is a
subset of device behaviour which requires more constrained biasing parameters compared with
analogue resistive switching. Nonetheless, the mCAT can accommodate both.
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To utilize memristors in both conventional analogue circuits and neuromorphic engineering, the
largest benefits will come from predictable and repeatable analogue resistive switching
behaviour in individual RRAM cells, both in stand-alone or in crossbar configurations. A
most common memristive device which exhibits analogue resistive switching employs a TiO2
active core, sandwiched usually in between two Pt electrodes. Building upon previous research,
of the authors’ and other groups, these memristive devices were utilised experimentally in this
work. All devices were fabricated at University of Southampton, UK, or at Imperial College
London, UK, and were made available courtesy of Dr. Ali Khiat. The manufacturing method
is listed in Appendix D, and all devices utilised experimentally have a of 60x60µm2 area, and
25nm active core thickness. It will be mentioned when results are presented from other device
types.
This Chapter will first present the methodology, made possible by the mCAT, in order to
automate the procedures required for ’activating’ a pristine memristive device, i.e.
rendering it ready for practical operation as an analogue resistive switching device. This is
a crucial requirement for memristors to be utilised reliably in analogue electronics. A lack of
applications of practical analogue memristors in the literature suggests that this represents a
roadblock that needs to be overcome.
4.1 Electroforming Single Devices
In order to activate a pristive memristive device, an electroforming step is performed. Electro-
forming involves applying a positive (or sometimes negative) voltage ramp on the top electrode
of the RRAM cell. This step is employed by the FormFinder pulsing algorithm described in
the earlier section. Voltage pulses are applied as a sequence of constant pulse width, and a
READ operation is performed after each pulse to assess the resistive state of the device. Start-
ing from a minimum amplitude of Vmin, each subsequent pulse increases by Vstep until either
the resistance of the device has dropped below a pre-decided threshold value Rthr or the am-
plitude has reached a user-imposed maximum value of Vmax. An example of an electroforming
procedure on four distinct devices is represented in Fig. 4.1, where Vmin = 1V , Vstep = 0.25V ,
Vmax = 10V and Rthr = 1MΩ.
There is a risk of accidentally hard-switching a device during electroforming if there is no
method of limiting the current passing through it. During a voltage pulse of set pulse width, it
is almost unavoidable that the device will switch during the pulse to a LRS, and such the device
will experience high currents for the remainder of the pulse duration, which can permanently
fuse the device making it unusable. To mitigate this risk, a current limiting series resistor is
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Figure 4.1: Example of four electroforming events of four separate T iO2 memristors during a pulsed voltage ramp of Vmin = 1V ,
Vstep = 0.25V , Vmax = 10V and pw = 100ms.
connected in between the Bias Generator and the DUT. So long as the DUT is in its pristine,
very high resistive state, the potential divider it forms with the series resistor (1MΩ max.) still
distributes most of the applied voltage drop across the DUT. When the device switches to a
LRS during a pulse, the voltage dropped across the RRAM cell will be limited by the series
resistor, and such reducing the risk of hard-switching. This represents a crude, but very fast
current self-limiting tactic which was proven to reliably electroform working devices, as it will
be expanded on later in this Chapter.
4.2 Memristors for Analogue Storage
TiO2 memristors have been shown to display multiple resistive states when properly biased
by voltage inputs of variable strength and polarity [1]. However, there is no clear recipe on
how to gradually vary the resistive state repeatedly and reliably on several devices. Most of
the results in the literature usually show measurements performed on one device using pulsing
parameters apparently determined by trial-and-error. This approach is neither scalable nor
reproducible. In the following subchapters, the process of achieving automatic extraction of
multistate biasing parameters for TiO2 memristors using the mCAT is presented.
4.2.1 Manual Pulsing
An electroformed device which receives manual pulses by the user through the mCAT platform
is illustrated in Fig. 4.2. Fig. 4.2a shows the evolution of the resistive state of the RRAM
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Figure 4.2: Example of manual memristor state modulation: a) Evolution of resistive state measured at 0.5V. b) Corresponding
manual pulses applied.
cell measured at 0.5V using the TIAread method. Fig. 4.2b panel shows the corresponding
pulsing history: blue markers show the voltage amplitude of the WRITE pulse applied, while
the corresponding green marker represents the pulse width. Blue markers at 0V represent
a manual READ operation. Every WRITE voltage pulse is quickly followed by a READ
operation automatically by default: for example - in Fig. 4.2b at pulse number n, a voltage
pulse of amplitude A, and duration pw has been applied; at pulse number n on the top graph,
the resistance which has been read automatically right after the pulse is displayed. Hence
pulse n has induced a change in state of the device from resistance at n − 1 to resistance at
n. Throughout this thesis, all subsequent graphs of the same type should be read in the same
way.
The device illustrated in Fig. 4.2 exhibits bipolar resistive switching: positive voltage pulses
perform SET transitions, while negative polarity elicits RESET transitions. It is evident, and
this aligns well with previously published results on TiO2 memristors, that stronger stimuli
elicit more dramatic changes in resistance (for example pulse numbers 100 to 200 compared to
450 to 500). However, a user or a open-loop pulsing algorithm cannot predict what these pulsing
parameters might be in order to converge the device to a specific resistive state. Therefore,
an automatic closed-loop pulsing algorithm was developed in order to force a specific resistive
state onto one device, which can be utilised in various applications.
4.2.2 Forcing a Specific State
An algorithm named ConvergeToState has been developed in the software layer of the mCAT.
It builds upon the qualitative assessment of device behaviour reported by other researchers
and manual pulsing via the mCAT. Assuming the device works in bipolar mode, specifically
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Figure 4.3: Example of automatic memristor state tuning: a) Evolution of resistive state measured at 0.5V. b) Corresponding
pulses applied by the automatic ConvergeToState module.
Figure 4.4: Example of repeated automatic memristor state tuning: a) Evolution of resistive state measured at 0.5V. b) Corre-
sponding pulses applied by several instances of the automatic ConvergeToState module. The tolerance band is 1±
of positive polarity meaning that a positive voltage induces a SET transition, while a negative
polarity would RESET the device. A voltage pulsing ramp of increasing amplitude and width is
applied in order to push the resistance towards the required state. The state is read after each
individual pulse. If the resistance has over- or under-shot the required programmable value,
the polarity of the ramp is inversed. Both amplitude and width are then reset to the start
values and the ramp is started off rest. The pulsing script is terminated when the resistance
of the device has become equal to the required value (within a certain preset tolerance), or the
amplitude and width of the pulses have reached the maximum set values.
A memristor programming run is illustrated in Fig. 4.3. A negative polarity memristor is spec-
ified. The algorithm succeeds in converging its resistive state from 1.4kΩ to 1.5kΩ within 1%
tolerance. When the device’s resistance exceeds 1.5kΩ the polarity is reversed, same happening
when the state under-shoots the same value. The convergence of this algorithm depends on the
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intrinsic behaviour of the DUT. Fig. 4.3 shows a device which has transitioned between bipolar
to unipolar mode during one voltage ramp (pulse numbers 0 to 350), possibly due to the pulses
becoming too invasive. This contributes to Joule heating assisted resistive switching processes
which are less polarity dependent. Nonetheless, in the case where a device’s behaviour is solid
bipolar, then this algorithm is quite versatile in converging one memristor to separate random
resistive states, as illustrated in Fig. 4.4.
The ConvergeToState algorithm allows programming of absolute resistive states. Nonetheless
the user must choose blindly what is the polarity of the device (do positive pulses induce SET or
RESET transitions?). This algorithm was further enhanced in order to automatically extract
the polarity of the device, while also making it more gradually invasive.
4.2.3 Determination of Analogue Programming Parameters
Building upon previous results, the SwitchSeeker pulsing algorithm was developed in collabora-
tion with Dr. Alex Serb from University of Southampton. [2] The purpose of it is to find biasing
parameters for analogue resistive switching, basically what is the most likely ∆M change in
resistive state that can be induced by a pulse of amplitude A and duration pw. A benefit
of such an algorithm is to accelerate the process of proof-of-concept circuit demonstrations,
which is currently hindered by slow manual search of biasing parameters for analogue resistive
switching. In contrast with ConvergeToState, this module does not assume anything about
the underlying bipolarity of the DUT.
From an initial resistive state Mstart, the algorithm applies increasing amplitude (from Vstart to
Vstop by Vstep) voltage pulses of one polarity until the resistance of the device exits a resistance
band defined by Mstart ± X%, where X represents a programmable tolerance. The operation
consists of two stages: Stage 1 finds the biasing parameters which induces analogue resistive
switching around the tolerance band, and Stage 2 where the device is cycled a programmable
number of times in order to check consistency of the found parameters. The algorithm flowchart
is illustrated in Appendix E.
The algorithm starts by reading the state of the device and hence defining the initial Mstart.
One positive pulse is applied of amplitude Vstart = Vstop and the device is read again yielding
Mnow - if the resistance has exceeded the tolerance band, the algorithm continues into Stage
2; if not, then Mstart = Mnow, the polarity is reversed, one pulse of Vstart = −Vstop is applied,
and the same verification is performed again afterwards. This represents one batch. For the
next batch, again Mstart = Mnow, however Vstop is increased to Vstart + Vstep and such a ramp
of two pulses will be applied, of Vstart and Vstart + Vstep and the same verification process is
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Figure 4.5: Example of automatic extraction of biasing parameters for analogue resistive switching using SwitchSeeker : a) Evolution
of resistive state measured at 0.5V. b) Corresponding pulses applied by three instances of the automatic SwitchSeeker module.
c) Cumulated results from all three SwitchSeeker runs showing the induced ∆M/M0 RS change based on the amplitude of each
voltage pulse. d) Cumulated results from SwitchSeeker run 3 showing ∆M/M0 RS change based on the amplitude of each voltage
pulse and M0.
performed after each pulse. If during the second batch of opposite polarity 2-pulse-ramps hasn’t
induced resistive state change outside of the tolerance band, then a third batch is applied, of
two 3-pulse-ramps of opposite polarity where Vstop = Vstart + 2Vstep. Subsequent batches are
applied and Vstop is increased by Vstep each time. The algorithm transitions to Stage 2 when the
resistance of the DUT has exceeded the tolerance band and then switches the device gradually
for a number of cycles, or stops completely when Vstop has exceeded a programmable value Vmax
and the device has remained in it’s tolerance band.
Fig. 4.5a,b shows three SwitchSeeker routines applied in sequence on one device (marked
by numbers at the bottom of Fig. 4.5b ), all with parameters: Vstart = 0.5V , Vstep = 0.1V ,
Vmax = 2V , tolerance band X = 10%, and Stage 2 switching cycles of 5. The first routine
has a constant pulse width of 100µs, the second 1ms and the third 10ms. All three routines
succeed in forcing the DUT out of the tolerance band, and cycling the device 5 times in a
gradual analogue RS fashion. This was achieved without any knowledge of the type of resistive
switching (negative or positive polarity memristor) the device exhibits, nor is the algorithm
dependent on the initial conductive state.
Fig. 4.5c shows accumulated results of the normalised change in the DUT resistive state
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(∆M/M0) elicited by every pulse during each SwitchSeeker routine. The memristor exhibits
clear positive bipolar, albeit asymmetric, behaviour which is maintained when the pulse width
is increased. The results from each routine are fitted by the function below:
y = a · ebx + c · edx (4.1)
showing that pulse duration and pulse amplitude are inversely proportional when a certain ∆M
change in resistance is required, sustaining the qualitative similarity between RRAM cells and
flux-controlled ideal memristors.
Fig. 4.5d shows results from the third SwitchSeeker routine: each ∆M/M0 normalised change
based on the pulse amplitude and M0 before each pulse. What is evident is that a large
proportion of the ∆M/V/M0 space is not mapped, which represents a path to pursue in future
research.
The SwitchSeeker algorithm presented here builds on a similar algorithm proposed in a re-
lated work [3]. The main advancement of this study is represented by modifying Stage 1. In
[3], Stage1 of the algorithm involves applying alternating polarity voltage pulses (not voltage
ramps) of increasing amplitude (+Vp, −Vp, +(Vp + Vstep), −(Vp + Vstep) and so on), while the
tolerance band is computed based on the initial memristance read at the start of the pulsing
sequence. Here, voltage pulsing ramps are applied instead, and the memristance tolerance
band is computed based on the resistance of the device measured at the start of each ramp. In
this way, the algorithm is softer on the device (Fig. 4.5a). It reduces the risk of applying high
amplitude voltage pulses during Stage1, which can yield a sharp state transition that might
change the initial characteristics of the device, as can be seen in Fig. 4a3 from [3].
4.3 I-V Characterisation of Separate Resistive States
Previous results have confirmed that the resistive state of a RRAM cell (fabricated at UoS
and measured at a constant voltage) can be modulated by applying voltage pulses of a wide
range of amplitude and duration. This is of increased value because future electronic systems
employing analogue solid state memristors will need to include a separate programming module.
The purpose of this programming circuit is to converge the state of the device to a required
value, through application of voltage/current pulses and checking the state in a feedback loop.
However, the resistive state of the device at a constant voltage offers no information about the
full I-V spectrum. With the purpose of including memristive devices in analogue circuits, it
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Figure 4.6: Simmons tunnel model: a) Illustration of the Simmons tunnelling barrier model applied to an electroformed MIM
memristive device; b) Simulated I-V curves of the model shown in a) for constant Rc, A, but varying w; c) Similar I-V curves as
b), with constant Rc, w, but varying A.
is imperative to know the I-V curve for each separate state of the device. It is well known
that TiO2 memristors exhibit a highly non-linear I-V curve at low voltages which gets more
pronounced when the resistive state (again, measured at a constant voltage) increases [4]. Hence
it would be careless to assume that a memristive device would have the same resistance for a
range of input voltages.
Initial efforts in linking the I-V characteristics of TiO2 memristors and the electroformed chan-
nel model have revealed that the nano-gap current carrying capability can be described by
the Simmons tunnelling barrier model [5] [6] [7]. This model assumes a rectangular potential
barrier, symmetric behavior about 0, and a temperature of 0K.
is =
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λ =
e2ln(2)
8piκ0w
(4.7)
where A is the nano-gap channel area, vg is the voltage across the junction, e is the electron
charge, m is the mass of the electron, κ is the dielectric constant of TiO2, and φ0 is the barrier
work function in eV. Constant parameters such as κ and φ0 are extracted from [7] where similar
experiments are performed on TiO2 memristors.
An illustration of the model system applied to RRAM cells is represented in Fig. 4.6a. Re-
calling from Chapter 2, the proposed shape of the conductive filament is supported by TEM
measurements showing percolation channels of conical shape in electroformed TiO2 cells [8],
and by conductive tomography measurements performed by scanning/slicing/scanning SiOx
resistive memories [9] revealing similar conductive channel structures. After an electroforming
step, a strong and highly conductive filament of resistance Rc is formed towering from the
cathode to the anode. The remaining nano-gap represents the tunnelling junction and can be
characterised by a channel area - A, and the distance from the filament to the top electrode - w.
In reality perhaps there are discrete conductive dendrites which cumulatively account for the
total current carrying capability, and can be approximated grossly by a flat conductive channel
of area A and distance to electrode w.
A set of arbitrary simulated I-V curves of the system illustrated in Fig. 4.6a are plotted in Fig.
4.6b for constant Rc and A, and in Fig. 4.6 for constant Rc and w. These represent families
of static I-V curves, each curve describing a model device with constant parameters. These
parameters do not change during the acquirement of the I-V measurement.
The proposition presented in [6] is that all resistive switching behaviour localised around the
nano-gap region translate into modulation of the tunnelling width w, while A and Rc remain
constant. Although this would simplify the fitting procedures by having only one free parameter
describing the resistive state of the device, there are few reasons to believe that electroforming
as a process, whereby the initial strong conductive filament often forms in a conical shape [8],
does not qualitatively apply in the case of bipolar resistive switching as well. In other words, it
is highly possible that after electroforming, subsequent voltage pulses modulate the barrier
width w, along with the channel area A. In order to test this hypothesis, one formed TiO2
memristive device was manually pulsed using the mCAT in order to sweep its resistive state
(measured at 0.5V) along an arbitrary range. Each time after the resistance of the DUT has
changed a significant amount, a non-invasive I-V measurement is taken using the CurveTracer
module. It is important here to differentiate between a dynamic and a static I-V curve. Usually
in the context of resistive switching memories, a pinched hysteresis loop in its I-V plot would
validate the device’s memristive behaviour. This would represent a dynamic I-V curve, because
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Figure 4.7: Repeated dynamic memristor state modulation, interleaved with static I-V measurements: a) Evolution of resistive
state measured at 0.5V during manual pulsing and CurveTracer runs. b) Respective voltage pulsing history interleaved with
CurveTracer pulsing measuring runs (marked as #1 to #9. b) Extracted I-V curves for runs #1 to #5. c) Extracted I-V curves
for runs #6 to #9.
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Figure 4.8: Fitting results for families of memristor static I-V curves: a) Sum of squared residuals R solution space for all I-V runs
from Fig. 4.7. b) Extracted best fit results from a) showing relationship between w and resistive state measured at 0.5V during
the respective I-V run. c) Extracted best fit Rc and A for each w solution in b).
the state of the device changes during the measurement. A static I-V curve however should in
principle have close to 0 area, meaning no resistive switching should occur during measurement.
In this way, the measurement would offer a crude snap-shot of the internal non-volatile structure
of the device. In order to acquire static I-V curves, the maximum sweep voltage is kept below
±1V . Resistive switching is then induced via voltage pulses, which are easier to control.
Fig. 4.7a shows one TiO2 memristive device of 60× 60 µm2 electrode area and 25nm thickness
undergoing such a procedure. The measurement starts with an initial I-V sweep in between
±1V in 50mV steps labelled as #1 followed by a series of positive voltage pulses of 100ms width
which are applied in order to increase the resistive state (measured at 0.5V). I-V measurements
are taken each time after the resistive state has changed by a reasonable margin.
After I-V run #5, the voltage pulse polarity is reversed in order to recover the initial resistive
state, and afterwards the device is cycled twice in between the initial and close to the highest
resistive state achieved during this sequence. The resulting family of I-V curves is plotted in
Fig. 4.7b and c: b) shows run numbers 1 through 5, corresponding to the resistive state of the
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DUT constantly increasing; c) shows run numbers 6 to 9, where the resistive state is cycled,
showing that the I-V characteristic remains in the spectrum bounded by the lowest and highest
resistive state. A similarity in between Fig. 4.6b and Fig. 4.7b can be immediately identified,
hinting that increasing the resistive state of a memristive device correlates to a widening of the
tunnelling gap (increasing w).
The Simmons tunnelling barrier model was then fitted on each of the static I-V curves in the
full family obtained above by using the fsolve non-linear function solver by MATLAB, having
w, Rc and A as fitting parameters, but keeping κ and φ0 constant at 5 and 1eV , respectively
(again, values extracted from results obtained on Pt/T iO2/Pt memristors [7]). However it was
rapidly found that, even though fsolve finds a solution, the solutions vary wildly depending on
the starting conditions given input to the MATLAB solver. In order to circumvent this issue,
an extensive search algorithm was written in MATLAB which sweeps a range of w, Rc and A
in proportional steps, and provides these values as initial input values for the solver.
The resulting sum of squared residuals (R) for each solution is recorded, and the fitting param-
eters obtained for each I-V curve are chosen at the point where R is minimum. In this way,
there is a higher chance of finding the global minima of R in each I-V-curve solution space,
and such a better fitting solution with greater accuracy, compared to a solution found starting
from a single vector of input conditions, which is arbitrarily chosen by MATLAB. The family
of I-V curves obtained during the measuring run illustrated in Fig. 4.7 was fitted using the
algorithm described above. The raw data was limited to 0− 0.6V to eliminate the effect of the
asymmetry between the positive and negative voltage I-V characteristics. The range of starting
values for each parameter was swept: w : 1 to 2 nm in 0.1nm steps; Rc : 15 to 25kΩ in 500 Ω
steps; A : 100 to 1000 nm2 in 100 nm2 steps. Fig. 4.8a shows the solution space for each I-V
curve illustrated in Fig. 4.7b,c, plotted as the resulting w value for each point solution against
the corresponding R sum of squared residuals. The solution vector containing w, A, and Rc for
each I-V run at the point where R is minimum is selected as the best fit.
Figure 4.9: Fit results overimposed on measured data: a) Measured data and fitted model using results from Fig. 4.8 for I-V runs
#1 to #5; b) Same for I-V runs #6 to #9. As specified before, measurement errors are within 1%.
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Figure 4.10: Repeated dynamic memristor state modulation, interleaved with static I-V measurements, fit results and comparison
with measured data: a) Evolution of resistive state measured at 0.5V during pulsing sequence in b). b) CurveTracer measuring
runs (runs #1 to #11) interleaved with manual pulsing runs. c) Extracted model solutions relating resistance measured at 0.3V
during the respective I-V run and corresponding w state. d) Extracted parameter A relating to state w. e) Measured data and
fitted model using extracted parameters from c) and d).
Fig. 4.8b shows the resulting w for each static I-V curve against the resistive state measured at
0.5V during the respective I-V measurement. An exponential relationship can be observed. It
qualitatively suggests that increasing the resistive state increases the tunnelling barrier width
w. Additionally, Fig. 4.8c shows the remaining fitting parameter solutions (A and Rc) for each
w state. It is found that the channel area A changes proportionally with w, which perhaps
translates to the strong filament initially electroformed extends or retracts following a conical
shape during bipolar resistive switching. Since there is little variance for the Rc parameter,
remaining close to an average value of 18.5kΩ, channel resistance can be considered constant
during minute changes of w and A.
These fitting results are plotted in Fig. 4.9a,b against the raw measured data. For each plot,
the extracted w and A were utilised, keeping Rc constant at the average value from all solutions,
along with κ and φ0. An excellent agreement between fit and measured values is observed.
To validate this method of characterisation, the same pulsing, I-V measuring, and subsequent
4.3. I-V Characterisation of Separate Resistive States 87
fitting procedure was performed on a smaller Pt/T iO2/Pt memristive device, of same 25nm
thickness but 40x40 µm2 area. Fig. 4.10a shows the voltage pulsing sequence interleaved by
several I-V measurement runs of 0 to 0.3V (#1 to #11). Currently, the focus is on runs #1
to #10, while run #11 will be explained in the next subsection. Positive, and also small
amplitude negative pulses increase the resistive state gradually until run #10. The extensive
search algorithm described above was applied for this new family of I-V curves, with initial
conditions swept for w : from 0.6 to 2.2 nm in 0.005 nm steps, and for A : from 1000 to
10000 nm2 in 1000 nm2 steps. Rc was kept constant at 2kΩ, along with κ and φ0 set to 5
and 1eV, respectively. Fig. 4.10c shows the relationship in between the tunnelling barrier
width w and resistive state measured at 0.3V, confirming that increasing the resistive state
also increases w. Fig. 4.10d also validates the results obtained in Fig. 4.8c, suggesting again
that increasing the gap distance w also widens the channel area A, supporting the qualitative
hypothesis that bipolar resistive switching is a consequence of a tunnelling barrier w
being modulated along a conical shape.
It is interesting to note that in Fig. 4.10c, the nano-gap thickness saturates around 0.9 nm,
and again around 1.5 nm. Perhaps when the nano-gap is narrow, there are not enough oxygen
vacancies in the vicinity of the channel to further support channel growth or thickening. In the
opposite case however, when the channel has retracted and widened, it is possible that that
E-field across the now wide gap is too weak to further facilitate vertical movement of conductive
oxygen vacancies, hence stopping any additional channel modulation. These nano-gap kinetics
are dependent on channel shape, structure, and stoichiometry of the material surrounding the
gap, and cannot be accurately predicted beforehand.
Model solutions in Fig. 4.10c were fitted to:
w = a · atan(b ·Rmeasured − d) + c (4.8)
where Rmeas represents the resistance of the DUT measured at 0.3V. Fitted parameters are
a = 0.232, b = 7.13 · 10−4, c = 1.211 and d = 10.88. Model solutions in Fig. 4.10d were fitted
by:
A = a · eb·w + c (4.9)
yielding a = 0.126, b = 7.637 and c = 142.7. Along with SwitchSeeker results similar to the
ones illustrated in Fig. 4.5c, which describe the relationship between pulse amplitude/width
to ∆M/M0 and such also to ∆w/w0, this fitting procedure has the potential of full electrical
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Figure 4.11: Model of an electroformed MIM memristor device; a) Illustration of the linear gradual channel formation/retraction
relating to analogue RS for Fig. 4.8; b) Illustration of an exponential gradual channel formation/retraction relating to analogue
resistance modulation for Fig. 4.10.
characterisation of a TiO2 solid state memristive device for low frequencies.
These quantitative results shed a new insight on the qualitative channel width modulation
inside a formed device, behaviour which is illustrated in Fig. 4.11a for results shown in Fig.
4.8, and in b) for results shown in Fig. 4.10. These results further advance the ones presented
in literature [7] [6] because the approach presented here considers the channel area A as a
varying parameter, along with channel width w, which can be applied to any electroformed
TiO2 memristive device.
Precautions
The resistance of the devices was modulated by voltage pulses of a set amplitude. Consider
however the fit solutions towards run #11 in Fig. 4.10a,b. The resistance of the device is
increased by positive voltage pulses with amplitudes up to 2.5V. Right before run #11, a
voltage pulse of 3V is applied which drastically decreases the resistance of the DUT, suggesting
an unipolar event. Fitting results for this particular run are illustrated as black markers in
Fig. 4.10c and d, and its resulting measured and fitted I-V curve in Fig. 4.10d, showing a
dissimilar I-V characteristic which intersects several lines in the same I-V space. Extracted
fitting parameters w and A are outside the relevant fitting curves, and suggest that the formed
filament has retracted and widened. This can be qualitatively explained by referring to Chapter
3, subsection about physical forces acting on free oxygen vacancies around a conductive filament.
A higher voltage pulse yields higher currents through the filament which in turn increases Joule
heating in and around the channel. It can be argued that the resulting retracted channel shape
after an unipolar event indicates that the Joule heating assisted Fick force dominates over the
Soret force along thin channels, while the opposite happens along thicker channels [10].
A number of authors highlight the high variability between similar solid state memristive de-
vices [11]. Of course there is variability, when identical devices are electroformed and such
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Figure 4.12: Two different T iO2 memristors with close to identical resistive state measured at 0.5V (inset) showing dissimilar I-V
characteristics.
conductive channels of a massive range of structures percolate through the sample and heav-
ily determine the subsequent resistive switching behaviour. Consider Fig. 4.12, where two
Pt/T iO2/Pt devices of identical thickness and area, and on the same die, both electroformed
at different switching voltages, are measured at 0.5V yielding similar resistive states. How-
ever, their dissimilar I-V curves suggest that the morphology of the conductive filaments inside
their active core is different, and such their subsequent resistive switching behaviour will conse-
quently be different as well. Also note the asymmetry of the IV curves, present in both devices,
indicating an interface diode-like effect [10].
4.4 Retention
4.4.1 Long-term Non-volatility
A useful memory device needs to retain its state for an extended period of time. TiO2 mem-
ristors have been shown to exhibit high retention times [12] which makes them suitable for
implementation as digital memory. In the context of gradual analogue resistive switching, it is
important to characterise the retention times of separate intermediate resistive states of indi-
vidual devices. An algorithm to quantify retention time has been developed and implemented
on the mCAT. It is capable of measuring the resistive state of several devices at a time, at a
given voltage and for any period of time. Fig. 4.13 shows measured resistive states at 0.5V
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Figure 4.13: a) Long term retention measurements on 32 individual memristive devices. b) Measured volatile resistive switching
events on two levels of conductance.
for 32 individual devices located on the same die, for a period of just over 12 hours, where
one measurement is taken every 10 minutes. All devices are grounded between measurements.
Resistive states for all 32 devices seem to be stable for the duration of the measurement.
4.4.2 Short-term Sparse Volatility
Although non-volatility is evident for extended periods of time, recent measurements have
indicated that in certain TiO2 memristive devices, and at seemingly random resistive states,
some resistive switching events trigger volatile resistive state changes with time constants in
the range of seconds. Fig. 4.13b illustrates four such events recorded in a TiO2 device: three
identical voltage pulses of -7V, 10 µs, 500ms interpulse time, are applied in sequence. The
resistive state is measured between pulses and after the application of the last pulse. The
conductance of the device increases, followed by a sharp exponential decrease. This behaviour
was also recorded for two conductive state bins, as can be seen in top Fig. 4.13b, where the
stimulus is represented by a 2 pulse pattern of -4V, 10µs, 200 ms inter-pulse timing. This
dynamic is repeatable, as illustrated in Fig. 4.14, where one memristor was subjected to a
3-pulse pattern, -4V, 10µs, with 500ms inter-pulse timing, repeated 20 times with a delay
of 20s in between each train, during which the resistance of the device was measured. It is
interesting that the stable conductive sate at which the device recovers after each pulsing train
at is bound to a stable conductive bin, indicating a self-regulating internal mechanism. Similar
volatile dynamics have also been observed in WOx devices [13], atomic switches [14] and NiO
memristors [15]. Short-term volatility in TiO2 memristors is reported here for the first time.
A correlation between the state restoration and interpulse timing was found. A TiO2 memristive
device was stimulated with a two pulse pattern with variable inter-pulse intervals. For each pulse
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Figure 4.14: Repeated volatile resistive switching responses.
rate, the measurements were repeated three times with a two minute resting time between sets
of stimuli. The decay rate of the memristor was recorded during this period. All three events
were averaged and the normalized conductance decay curves for each stimulating rate were
plotted in Fig.4.15 a-f for inter-pulse timings of 200, 100, 80, 60, 40 and 20 ms relating to pulse
rates of 5 to 50 Hz. The inset in each figure shows the inter-spike time of the respective stimulus.
The conductance decay after the last stimulating pulse can be modeled by a stretch exponential
function (eq. 4.10). This particular function was previously proposed to describe relaxation
of disordered material structures [16]. As a volatile increase in conductance represents a non-
equilibrium state transition, it can be viable to assume that returning back to equilibrium will
involve fast relaxation processes, followed by slower ones.
∆G
G0
= scale · e−( tτ )β + Csettle (4.10)
where G0 represents the initial conductive state before the input 2 pulse pattern is applied,
and β is a material dependent parameter held constant at 0.215. The extracted parameters of
the fittings in Fig. 4.15 were plotted with respect to interpulse timing in Fig. 4.16 showing a
clear trend. The pulsing rate is proportional to the time constant of the resistive state decay
indicating a shift towards non-volatility. However, pulsing rate is inversely proportional to the
instantaneous conductance shift, right after the two pulse pattern was applied, indicating some
saturation mechanism is at play.
These results add further incentive to the need for accurate modelling of the macroscopic
switching mechanism of solid-state TiO2 memristors. With respect to the most celebrated and
established SPICE memristor model [17], it is obvious that there are serious inconsistencies
between its operation and practical device dynamics. Three discrepancies can be qualitatively
addressed: the volatility which causes the finite resistive state retention time, already reported
in [18] and [19] and also observed and quantified in this dissertation; non-volatile resistance
switching based on an energy threshold, it being a function of applied voltage, pulse width and,
most importantly, stimulation rate [1, 20] and unipolar switching, where same polarity pulses
can yield positive as well as negative resistance changes through a fuse-defuse mechanism [8].
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Figure 4.15: Short-term plasticity under a pulsing pattern of two pulses of -4V, 10 s and interpulse times of: a) 200 ms, b) 100 ms,
c) 80 ms, d) 60 ms, e) 40ms and f) 20 ms. Blue line are measured data, red lines are fitting curves via eq. (4.10). Title of each
sub-figure contains the parameters of the employed fittings.
Figure 4.16: Fit results of measurements illustrated in Fig. 4.15 showing short-term retention characteristics based on stimulus
rate.
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Figure 4.17: Example of measured repeated volatile characteristics of a solid-state T iO2 memristor. Inset shows optical micrograph
of the measured device.
This work has been peer reviewed and published in Scientific Reports [21].
A SPICE model was built from results obtained in this section, and is reported next.
4.4.3 Qualitative SPICE modelling of Volatile TiO2 memristors
Bipolar resistive switching is assumed to be induced by drift of ionic species under an electric
field [22]. This contributes to the formation of locally reduced Magneli phases which in turn
extend along the core as current percolating branches [23]. Solid-state memristors are typically
made out of amorphous materials that favor the formation of metastable atomic structures of
intermediate resistive state under a weak stimulus [24] Metastable structures tend to decay back
to a state of higher entropy. The transient resistance change is therefore volatile, as illustrated
by the measurements in Fig. 4.17, in one of the solid-state TiO2 memristors employed in this
study (inset of Fig. 4.17).
It can be argued that all solid-state memristors, to some extent, express volatile characteristics.
Retention times have been reported in the range of hundreds of ms[19] to years [25]. Metastable
transitions precede any stable transition, but in order to render a non-volatile state transition,
a critical energy barrier must be exceeded. This can be accomplished by either a strong non
interrupted single stimulus or a sequence of moderate stimuli occurring at a high frequency in
a short time window [20]. This aligns well with the newer conjecture that resistive switching
is not conditioned by only a solid voltage or current threshold [26], but by thresholds imposed
on, and the dynamics of one or more internal variables [27].
Unipolar resistive switching is considered to be effected by thermophoresis [26], the lateral
diffusion of vacancies in a temperature gradient caused by the local heating of a formed con-
ductive filament. Joule heating of the filament can either enhance or destroy current percolating
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Figure 4.18: Volatile memristor model schematic and operation: a) Circuit schematic of the proposed memristor SPICE model.
b)-e) Simulation example of volatile to non-volatile state transitions is shown in b) to d) for two identical devices stimulated by
identical input stimuli with different interpulse timing: red line 500ms, blue line 1s. b) Instantaneous resistance of the model,
Rmem = v/Imem c) Non-volatile resistance levels at which the model will subsequently settle at, as shown in b). d) Volatile charge
response Y = RONy + (1 − y)ROFF . e) Input stimulus. The parameters are: RON = 1Ω, ROFF = 100kΩ, RINIT = 50kΩ,
D = 10nm, Rx = 1Ω, Rz = 0.1Ω, Cx = 0.5F and for d), e), f) µv = 100pm2s−2V −1, qp = 100nV , qn = −80nV ; b), c)
µv = 1pm2s−2V −1, qp = 300nV , qn = −300nV
channels, depending on the availability of nearby vacancies. In practical memristive devices,
switching is likely to be caused by either, or more likely a complex combination of these field-
driven or thermal-driven processes.
Fig. 4.18a shows a schematic diagram of the proposed memristor model. The present model
adds upon the standard implementation of Biolek et al. [17] by introducing volatile effects. As
in [17], the parameters of the model are: Ron, Roff , Rinit set the boundaries of resistances that
the model can reach and also set the initial conditions: x0 = y0 = (Roff − Rinit)/∆R, where
∆R = Roff−Ron; D is the device thickness; µv is the dopant mobility relating the drift velocity
of the boundary layer which modulates the resistance of the model, with applied electric field;
Cx controls the magnitude of volatile resistive switching proportional to input stimulus and Rx
sets the time constant of the volatile state decay; Cy sets the rate of non-volatile switching;
Cz = 1F and Rz form a leaky integrator which measures a voltage z proportional to the charge
that passes through the device; qp and qn are threshold parameters which dictate the onset of
non-volatile bipolar RS; qup > qp and qun < qn dictate the onset of non-volatile unipolar RS.
By conditioning the dynamic change of y to the charge cell internal variable z, the non-volatile
switching becomes sensitive to the rate of the input stimulus. The model is thus a third order
dynamical system and can be described by the following set of coupled differential equations:
Volatile Cell: Cx
dx
dt
= −x− y
Rx
+ I0(x) (4.11)
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Non-Volatile Cell: Cy
dy
dt
=

I0(y) : (qup > z > qp and v > 0)
I0(y) : (qun < z < qn and v < 0)
(1−Ku)I0(y) : (z > qup and v > 0)
(1−Ku)I0(y) : (z < qun and v < 0)
0 : else
(4.12)
Charge Cell:Cz
dz
dt
= Imem − z
Rz
(4.13)
where I0(h) =
Imem · µv ·Ron · f(h)
D2
(4.14)
and f(h) is a window function [28] that limits the drift of its sub-unity state variable when
approaching 0 or 1. For simplicity, we utilize the same window function here for the volatile cell.
Ku is a scaling factor which modulates the unipolar behaviour. Rx and Cx model metastable
phase transitions (volatile resistive switching). Stable phase transitions are modelled by Gy
and Cy, which succeed metastable switching by the introduction of the qn and qp thresholds;
Whenever the z charge variable overshoots qn or |qp|, the Gy current source is activated and
pumps current in C − y, changing the value of y, which in turn represents the non-volatile
resistance value of the model. Gu models unipolar effects (which are thermal driven) and
thus can cause both metastable and non-volatile bipolar switching (which are field driven) due
to | qun |>| qn | and qup > qp (Eq. 2). | qun | and qup have a similar function to qn or
|qp|, activating Gu which counteracts the influence of Gy by pumping current in the opposite
direction, modulating the variable y and hence simulating an unipolar event. Fig. 4.18b
shows the transient response of two identical device models under the input pattern shown
in Fig. 4.18e. The emphasis is on illustrating how different interpulse timings may cause
volatile resistance changes as well as positive and negative non-volatile resistance changes (Fig.
4.18c). Under any stimulus, a volatile resistance change will first be induced, while non-volatile
switching will occur only when z overshoots qp, qn, qup or qun (red line Fig. 4.18d). The
results shown in blue depict a case where the z does not exceed any of the preset thresholds,
thus no non-volatile switching is induced. The model can thus be adapted to measured results
under the framework that strong spatio-temporal stimuli contribute to non-volatile resistance
switching, while weak stimuli have no influence on stable state transitions.
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Figure 4.19: Volatile memristor model bipolar behaviour: a) Simulated pinched hysteresis loop under stimulus by a voltage sine
wave of 1Hz; reduction to linear resistor for sine wave of 100Hz. b) Resistance of the device under stimulus as in a). c) d) Effect
of input rate on resistance drift of model over time for constant pulses of +3V (c) and -3V (d) with 1ms width. Coloring indicates
stimulus periods of 20, 40, 60 and 80 ms for c) and d). e), f) Effect of input pulse amplitude on resistance drift of model over time
for constant input rate of 20ms period and 500µs pulse width. Coloring indicates response of model to trains of voltage pulse with
amplitudes of 1, 1.2, 1.4, 1.6, 1.8 and 2V for e) and negative same amplitudes for f). y axes represent current through the model
measured at 1V. Parameters of the model are: Ron = 100Ω, Roff = 100kΩ, Rinit = 50kΩ, D=20nm, Cx = 0.3F , Rx = 0.002Ω,
Rz = 0.1Ω, µv = 1pm2s−1V −1; c),d) qp = 120nV , qn = −120nV ; e), f) qp = 70nV , qn = −70nV .
Bipolar Mode
The model can be adapted to suit just bipolar behavior by either setting qup and | qun | to
high values, or setting Ku = 0. Ku is set to 0 to illustrate the bipolar mode of operation in the
following simulations. Fig. 4.19a shows the simulated I-V response of our model for a sine wave
input of 2V at 1 Hz and 100 Hz. Fig. 4.19b shows resistance response for the same stimulus.
The I-V curve at 1 Hz resembles a pinched hysteresis curve, which is a memristor fingerprint
[27], while at the higher frequency the response resembles a linear resistor, showing that the
additional volatility behavior introduced does not interfere with the fundamental memristor
model characteristics.
Fig. 4.19c-f illustrates the models transient dynamics to a constant amplitude - varying rate,
and constant rate varying amplitude stimulus. Fig. 4.19c, d shows the response of the model to
varying frequency train of pulses with constant amplitude. For a low rate stimulus (T=80ms)
no non-volatile resistive switching is induced, while increasing the rate yields a faster transition
to the lower (Ron for Fig. 4.19c) or towards an upper resistance boundary (Roff for Fig. 4.19d).
These simulations are qualitatively similar to previous reported dynamics [24]. Fig. 4.19e and
f show the effect of constant rate inputs with varying pulse amplitudes. The accumulation of
charge passing through the device and overshooting the thresholds qp or qn delays the onset
of switching during stimulation. Low voltages have no effect on the resistance of the model.
This effect has been shown to occur in TiO2 memristors [1] and is qualitatively modelled in the
SPICE implementation.
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Figure 4.20: Volatile memristor model unipolar behaviour: a) Simulated SET and RESET operations enabled by same polarity
inputs with different amplitudes. Inset shows input scheme. b) Plot of resistance dynamics of the simulation in a). c) Repeated SET
and RESET operations under the pulsing scheme illustrated in d). The parameters for both simulations are: Ron=100, Roff=100k,
Rinit = 50k, D = 20nm, Cx = 0.3F , Rx = 0.002Ω, Rz = 0.01Ω, µv = 1pm2s−1V −1, qp = 40nV , qn = −40nV ; qup = 80nV ,
qun = −75nV , Ku = 6.1
Figure 4.21: Brute force fittings of proposed volatile memristor model to measured memristor data: Effect on interpulse timing on
conductance C(t) = 1/Rmem(t) of utilized solid-state RRAM cell (blue line) compared to simulated response of the proposed model
(dashed red line represents instantaneous normalized conductance of the model related to x through C(t) = 1/(RONx+(1−x)ROFF ,
thin red line represents non-volatile conductance related to the internal variable y through Cnon−v(t) = 1/(RONy+ (1− y)ROFF )
for interpulse times of a) 1s, b) 600ms, c) 200ms. C0 is the conductance at time t=0s, ∆C = C(t)−C0. Inset shows input stimulus.
The parameters utilised in these simulations are:RON = 1Ω, ROFF = 100kΩ, RINIT = 50kΩ, D = 20nm, Rx = 20Ω, Rz = 2Ω,
Cx = 0.32F µv = 1nm2s−2V −1, qp = 1.65nV , qn = −1.65nV
Unipolar Mode
The model can exhibit unipolar RS, by setting Ku 6= 0. Fig. 4.20a shows I-V response under
the saw-tooth stimulus shown in the corresponding inset. For a low amplitude input, the model
can be SET to a lower resistance, while a high amplitude of same polarity subsequent stimulus
RESETS the model to a high resistive state (Fig. 4.20b). This effect has been reported to
occur in TiO2 memristors [29] and is again illustrated in Fig. 4.20c where low input amplitudes
(3V and 4V) yield bipolar switching while a 5V pulse repeatedly RESETS the model to a value
close to the initial resistance.
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Experimental Results
Fig. 4.21 show the measured normalized transient memristance response of a solid-state TiO2
memristor cell under a varying interpulse timing stimulus (inset in Fig. 4.21). Thus SPICE
model was employed to fit these data, demonstrating excellent agreement with the measured
response of the device. It is interesting to note that in Fig. 4.21b,c, with the input pulses ap-
pearing closer in time, non-volatile switching is induced in the model response, which forces the
conductance to decay to a new elevated stable state. This better resembles the real measure-
ments. The discrepancy between the time constants of the state decay is because the relaxation
of TiO2 memristors better resembles a stretch exponential function 4.10. This cannot be mod-
elled by a simple RLC network [30] [31].
The above work on modelling volatile characteristics of TiO2 solid-state devices has been peer
reviewed and published in IEEE Electron Device Letters [30], and an advanced version ac-
counting for unipolar behaviour has been accepted as a lecture at ISCAS 2014 Conference
[31].
4.5 Mass Memristor Characterisation
4.5.1 Methodology
Performing measurements on single devices usually yields quantitative models which unfortu-
nately apply on the individual DUT. Extending these models to account for several devices
require a method for performing characterisation of TiO2 memristors en-masse. All devices
employed in this work are manufactured at UoS. The respective die organisation and crossbar
footprints are illustrated in Figure 4.22.
The pad footprints of full crossbars (Figure 4.22b) and stand-alone arrays (Figure 4.22c) are
identical meaning that the same probecard can be used to probe both configurations. A custom
probecard was designed and manufactured by Wentworth Electronics with pin connectivity
related to the output header pins on the mCAT 3b and mCAT 5 Leopard, which allows for
interaction with manufactured solid-state memristors directly on wafer. A picture of the setup
is represented in Fig. 4.23 showing the mCAT3b connected to a local PC running the respective
software GUI via an USB link (not shown), the mCAT is in turn connected to the custom 64
pin probe-card via the on-board headers, and finally the probe-card touches down on the 64
pads of the crossbar (or stand-alone array) under-test. The probe-card is fitted on a Cascade
RF probe-station.
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Figure 4.22: a) Die placement on wafer; b) Pad footprint of full 32x32 crossbars; c) Pad footprint of stand-alone arrays.
Figure 4.23: Experiment setup including: mCAT3b connected to a local PC running a MATLAB GUI, 64 pin probecard interfacing
with on-wafer 1kb memristor crossbars.
100 Chapter 4. mCAT Applications
Mass memristor characterisation involves acquiring large quantities of data on several device
types along different wafers and under many biasing conditions. Furthermore, in order to
massively reduce cost of mass measurements, interfacing to solid state devices directly on wafer
is better than packaging and testing individual dies. The mCAT is used by several other
students within the author’s group and such a strict methodology of measurement has been
developed along with standardising the format of data acquisition. A standard data format
further helps in quickly pooling many measurements together for analysis and also allows an
individual to visualise or analyse the data acquired by other researchers.
The following is an outline of the methodology for initial mass memristor characterisation;
these can be viewed as a set of rules:
1. All data files are saved with a standard name as below which contains: X - Wafer iden-
tification number extracted from a repository; Y - Die number on the wafer; ZZ - can be
CB or SA denoting either a stand-alone or a full crossbar; AxB - device electrode size
in µm; E - can be either ’P’ denoting data is taken on part of the array, or ’F’ denoting
data has been taken on the full array; F - is a number starting from 0 to differentiate in
between datasets taken from the same crossbar.
WX DY ZZ AxB E F.txt (4.15)
The software GUI takes care of saving the data in a standard format. An example of a
initial part of a raw data file is listed in Appendix C.
2. The initial characterisation involves finding under which conditions devices exhibit re-
versible resistive switching (RS), or are bipolar, meaning that starting from pristine con-
ditions when all devices are in a high resistive state, applying positive potentials to each
device would trigger a switch towards some value Ron, then applying negative potentials
would reverse this switch towards a higher value Roff .
Hence the pulsing strategy for each device under this testing condition involves: reading
all devices in a crossbar at least once, followed by applying a pulsing voltage ramp of 0
to 8 V, with fixed voltage step Vstep and variable pulse width pw, then reading all devices
again at least once, followed by the same voltage ramp but with negative polarity, and
then reading again. This pulsing run was implemented using the FormFinder mCAT
algorithm. The voltage ramp stops when the memristance of the target device drops
below 1MΩ, or when the stimulus reaches the preset maximum value of 8 V. This allows
for quantifying the switching point for different pulse widths and how this relates to device
’flavour’.
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Figure 4.24: Electroforming outcomes for wafers W65 and W67: For wafer W65: a) Yield vs pulsewidth; b) Average voltage at
which the devices have switched vs pulsewidth; c) Average resistance at which the devices have switched vs pulsewidth; Same data
types for wafer W67 in d), e) and f).
To make sense of this large amount of data, another MATLAB GUI was built which allows
quick visualisation of each data set. The user can select a raw data file and plot the initial and
final state of the entire crossbar that the file represents. The pulsing history of each device can
be visualised by clicking the corresponding cross-point address. Most importantly, the GUI can
find the switching point of each voltage ramp applied to every device, and extract the voltage
amplitude of the pulse after which the device has switched and the value of resistance at the
switching point. Pooling together this statistical data from many crossbars and utilising other
MATLAB scripts (not described here), quantified behaviour from large sets of data can be
obtained.
4.5.2 No-Compliance Electroforming
The testing methodology described above has been followed to initially characterise devices on
two different wafers named W65 and W67 of structure:
• W65: Pt\TiO2\Pt\Ti of thickness: 10\25\10\5 nm;
• W67: Pt\Ti\TiO2\Pt\Ti of thickness: 10\5\25\10\5 nm;
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A photograph of the experimental setup is shown in Figure 4.23 which includes a custom built
64 pin probecard manufactured by Wentworth Electronics.
The voltage ramp applied consists of 0 to 8V in 0.25V steps. Five different pulse widths have
been tested of 10µs, 100µs, 1ms, 10ms and 100ms for five different electrode sizes of: 5x5,
10x10, 20x20, 40x40 and 60x60 µm2. This experiment was performed on stand-alone arrays.
Initial results for positive voltage ramps are illustrated in Fig. 4.24 for wafer W65 (Fig. 4.24
a-c)) and wafer W67 (Fig. 4.24 d-f).
Each data-point in Figure 4.24 corresponds to results taken from 32 devices on one stand-alone
array of a certain electrode size where a voltage pulsing ramp of one pulse width (X axis) was
applied. Yield is defined as the number of devices which switch to a resistance lower than 1MΩ
out of a total of 32. Vthr(V ) represents the mean and distribution of voltage thresholds, or the
pulse amplitudes after which the device has switched. Mswitched(Ω) represents the mean and
distribution of the resistances to which the devices have switched at.
It can be observed that larger devices exhibit much better yield than smaller devices. This
can be due to the probabilistic nature of the switching mechanism; a higher electrode area will
contain many candidate locations at which a conductive filament can start to form and such
facilitate resistive switching. The increasing trend of yield with pulsewidth also supports this
hypothesis, over a long enough time a functional RRAM cell will eventually switch, increasing
the yield for large pulse widths.
Voltage threshold (Vthr, all with tight distributions) is inversely proportional to the pulse width
utilised. There is a soft dependence in the case of wafer W67 and a stronger one in the case of
W65.
The switching resistances seem to follow a similar trend to Vthr, decreasing with increasing
pulse width. As mCAT3b does not have a current compliance limiter, the extra flux applied to
the already switched device will further decrease its resistance. There is a stronger dependency
in the case of wafer W65 than W67 and also the resistances at which short pulses switch the
devices in the case of W65 is higher than W67 which can give insight on the effects of the extra
Ti adhesion layer on top of the bottom electrode.
These results summarise the effect of forming the devices with a positive voltage pulse ramp.
During this experiment, all switched devices have also been subjected to a negative voltage pulse
ramp with similar characteristics. Unfortunately none of the devices exhibited a reasonable,
quantifiable increase in resistance. This again can be attributed to two reasons: electrode
line resistances which are comparable to the lower switched device resistances, and that the
memristors are actually irreversibly hard-switched, given that no current compliance has been
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Figure 4.25: Coarse-compliance electroforming results: Electroforming of 8 devices each with series resistance of a) 1kΩ, b) 10kΩ,
c) 100kΩ and d) 1MΩ.
utilised and the devices exhibited large potentials even when in low resistive states. These
considerations motivated the introduction of current limit and Kelvin sensing in mCAT5. With
those functionalities in place the author expects to increase the yield of functional, reversibly
switchable devices in further experiments.
4.5.3 Coarse-Compliance Electroforming
Similar experiments were performed further using the mCAT5 and in an identical setup as
described in Fig. 4.23. A stand-alone array of Pt/T iO2/Pt devices of 25nm thickness and
40x40 µm2 active electrode area was subjected to a pulse train of 0 to 12 V in 0.25V steps and
100ms duration. The measurement setup halts when the resistance of the DUT, measured at
0.5V, decreases below 1MΩ. The array was divided in four quadrants, each one corresponding
to one separate sense resistor utilised in series with the device during each electroforming pulse
applied by FormFinder. Values of 1kΩ, 10kΩ, 100kΩ, 1MΩ, were used on quadrants II, I,
III and IV, respectively. The purpose of this experiment is to visualise the effect of a coarse-
compliance electroforming method on activating pristine devices.
Results on the array under test are illustrated in Fig. 4.25, with insets showing the series resistor
used. A weak correlation between the resistive state measured right after electroforming and
the series resistance can be observed. This can be explained by the self-limiting effect of the
voltage divider formed by the DUT and the series resistor. During switching, the resistive state
of the device decreases, reducing the voltage dropped across it, and along with it the exerted
electric field across the DUT. This in turn massively reduces the rate at which the initial
strong conductive filament forms. Additionally, it can be observed that the formed resistive
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state distributions are tighter for sense resistors of ≤ 100kΩ. This suggests that a device can
potentially be formed in a specific resistive state if a sense resistor of adequate value is used.
4.6 Other Applications
The mCAT platform enabled a number of investigations and has been utilised in other experi-
ments performed by the author’s colleagues at the Nano Group in University of Southampton,
UK, or Imperial College London, UK.
• In [32], TiO2 memristors are utilised as integrative sensors which perform spike count-
ing. Neural recordings are applied to the DUT via the ArbitraryFunctionGenerator on
mCAT3b with interspersed READ operations to measure resistive state changes based on
the spike count of each recording. Currently in 2nd stage of review for Nature Communi-
cations.
• In [33], a cell classifier pulsing algorithm was developed and implemented on mCAT3b,
which is capable of automatically identifying working analogue TiO2 memristors from a
group of solid-state devices of unknown dynamic characteristics.
• In [3], several practical reading methods have been implemented and compared on a
testing 12x12 resistive crossbar, with the purpose of quantifying the reading performance
on selectorless crossbars. The experiments were implemented on mCAT4.
• In [34], a perceptron has been implemented using TiO2 memristors on chip. The initial
characterisation of the employed devices was performed using mCAT3b.
• In [35], mCAT0 was used for characterisation and subsequent analogue resistive switching
of TiO2 solid state memristors for use in tunable filters.
• In [36], mCAT3b was used to characterise en-masse TiO2 memristive devices with Al
doping.
• In [37] mCAT3b was used to characterise the analogue resistive switching behaviour of
TiO2 memristive cells. These were then implemented in an 8 synapse neural network
performing unsupervised learning with all neurons and 4 software synapses simulated in
software on the mBED level.
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Chapter 5
Enabling Applications of Memristors
using the mCAT
The previous chapter described a few interesting cases of application of the mCAT.
In this section, novel practical applications of TiO2 memristors are demonstrated,
utilising behaviour insight gathered with the mCAT. A reading method on crossbar
arrays is analysed and improved via a 3-step technique. Its scaling performance
is then quantified via SPICE simulations. Next, the observed volatile dynamics of
memristors are exploited in two separate sequence detectors. Finally, the memristor
as a programmable resistive weight has been exploited to synthesise a memristive
programmable gain amplifier and a practical memristive automatic gain control
circuit.
Reports on the practical applications of solid-state memristors in literature are few. This is
mostly due to the huge variability in operational parameters in between structurally and com-
positionally similar devices which hinders the normal process of circuit design, which involves
modelling, simulating and then validating a circuit hypothesis through experiment. The dy-
namics of subsequent resistive switching behaviour is dominated by the electroforming step,
which has a different effect on every cell. Hence it is impossible to accurately infer the be-
haviour of a solid state memristor starting from a pristine device. Predicting the outcome of
an experiment involving a novel memristive circuit, but utilising a different memristor than
what the prediction was made on, is seldom successful, simply due to the large variability in
behaviour. In other words, circuits can rarely be duplicated.
A more pragmatic approach is needed for validating proof-of-concept circuits utilising practical
memristors. Such an approach takes into account the lengthy process of fabrication, char-
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acterisation and application. By cutting the time between characterisation and application,
this research method can be massively accelerated. The mCAT was designed and built to en-
able a much quicker progress from single, or multi-device characterisation towards single, or
multi-memristor circuits.
Advances in applications of solid-state memristors are described below, touching on all appli-
cation fields described in Chapter 2.
5.1 Analogue Memory Crossbars
Although most of the research focus on practical memristors is aimed at digital memory cross-
bars [1] [2], selectorless or not, here the emphasis is shifted towards analogue memory crossbars,
which imply more complex applications than digital storage and retrieval of information. For
example, multiply-and-accumulate operations can be performed with ease on analogue selec-
torless memristor [3]. This concept has been demonstrated on stand-alone devices [4], however
applying it on larger crossbars requires accurate circuit topologies to set the required cross-
point state through a closed loop WRITE technique which repeatedly checks the state of the
device during programming. Even for small arrays of 5x5 devices, such as the ones presented
in [5], writing accurate analogue resistive values proved difficult, even though the full circuitry
including the respective crossbars were both integrated on the same chip. Although there is
no mention in [5], the failure of writing precise analogue values can be attributed to either an
improper pulse write technique, or an improper reading technique. Both are equally impor-
tant, however. In the following study, the reading technique named ClassicRead implemented
by the mCAT is analysed using a manufactured 32x32 resistive crossbar. Its performance is
enhanced using a novel 3-step reading operation. This study has the prospect of advancing
accurate state modulation in large selectorless memristive crossbars, by advancing the READ
technique employed during crosspoint closed-loop writing.
Several investigations have focused on the mathematical description of resistor crossbars [6]
[7]. Nonetheless, practical implementations of resistive crossbars are limited by the accuracy
of the adjacent measuring/programming circuitry, irrespective of the accuracy of the derived
mathematical models. The following study addresses this issue by modelling a resistive crossbar
along with the reading circuitry. It concludes by proposing a novel reading technique with
significant gains in measurement accuracy.
Recalling from Fig. 3.15, and redrawn in Fig. 5.2c,d, ClassicRead in its simple form can
measure only 40% of devices on a test resistor crossbar (Fig. 5.2a,b) with less than 10% error.
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Figure 5.1: a) Ideal circuit diagram of a read operation; b) Realistic circuit diagram of a read operation.
In order to improve the accuracy of this reading method, the simplified ClassicRead mCAT
circuit is extended to include the effects of the non-zero resistance of the analogue switches
employed and the offset voltage of the ’read’ feedback buffer (Fig. 5.1b). Solving for Mt, the
real resistance of the target device, reveals:
Vread − Vx = M
2
t A+MtB + C
M2t D +MtE + F
(5.1)
where:
A = Rsense [VreadRout − Vos (Mb +Rx)] (5.2)
B = Rsense {(Mw +Mb) [2VreadRout − Vos (Mb + 2Rx)] + VreadMwMb} (5.3)
C = Rsense (Mw +Mb) [VreadMwMb + (Mw +Mb) (VreadRout − VosRx)] (5.4)
D = Rout (Mw + 2Rx +Mb +Rsense) + (Rx +Mb) (Rx +Mw) (5.5)
(5.6)E = MwMb(Rsense +Mw + 2Rx +Mb)
+ (Mw +Mb) [Rout(2Rsense +Mw + 4Rx +Mb) +Rx(2Rx + 2Rout +Mw +Mb)]
F = (Mw +Mb)
{
(Rsense + 2Rx) [MwMb +Rout(Mw +Mb)] + (Mw +Mb)R
2
x
}
(5.7)
Rearranging (5.1) gives two solutions for Mt, from which the chosen as the final measured value
of memristance.
Mt1,2 =
−b±√b2 − 4ac
2a
(5.8)
where:
a = (Vread − Vx)D − A (5.9)
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b = (Vread − Vx)E −B (5.10)
c = (Vread − Vx)F − C (5.11)
The full solution for Mt has 8 parameters: Vread, Vx, Vos, Rsense, Rx, Rout, Mw and Mb. Vread is
chosen to be low in order to not disrupt the state of the target device whilst measuring (0.5V),
Rx is the typical series resistance of the analogue switches in the circuit, Vos is the offset voltage
of the ’read’ feedback buffer (median value) and Rout is the output resistance of the same buffer,
which was utilized as a fitting parameter. The measuring technique for the full 32x32 crossbar
involves the following steps which aim to estimate the remaining parameters (Vx, Mw, Mb and
Rsense). Iteratively:
1. Perform a standard reading technique (as described in Chapter 3.3.2) on the full array
and store the results in a 32x32 matrix locally. Record the value for Vx and Rsense for
each word and bit-line.
2. Compute estimates for Mb for each word and bit-line from the stored matrix of memris-
tance values from the previous step.
3. Measure Mw values for the full array. The bit-line MUXs address bit string is inverted so
that all inactive lines are grounded, and the ’active’ bit-line (the one who’s corresponding
Mw is being measured) is connected to the ’read’ feedback buffer. As such, a reading
operation performed in this configuration will give an estimate of Mw - the parallel com-
bination of all devices on the active word-line, without the target device. These values
are recorded for all word and bit-line addresses.
4. All parameters have been estimated. Mt is computed.
Fig. 5.2c,d shows the reading accuracy for compounded resistor values of the linear resistor
test crossbar illustrated in Fig. 5.2a,b. Fig. 5.2e,f shows the reading accuracy of the improved
2-step ClassicRead method described above, showing that over 80% of linear resistors on the
test crossbar were measured with less than 10% error. In the context of closed-loop WRITE
techniques on crossbars, this methods main disadvantage is the speed of reading, which is
severely degraded due to the additional steps required of measuring Mb and Mw, and computing
Mt via the complex equations listed above. However, the gain in reading accuracy is significant.
There are a couple of aspects which limit the performance of any system similar to the mCAT.
One is the reading errors which can be substantial when the target resistance (Mt) is high
and the inactive bit (Mb) and word-line (Mw) resistances are low. In order to mitigate the
influence of Mw on Mt, a read feedback buffer with zero-offset and a FET input stage must
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Figure 5.2: Improvements on ClassicRead : a) Custom crossbar linear resistor color map. b) Manufactured custom linear resistor
crossbar. c) Initial ClassicRead reading errors of all resistors from a) color coded by class; d) Detail of reading errors per device
class. e) Improved 3-step ClassicRead reading errors. f) Improved 3-step ClassicRead reading errors per individual device class.
be utilized (Fig. 5.1). On the other hand, Mb provides current via the feedback buffer to the
active bitline access MUX switch resistance, lifting the ground potential (Fig. 3.2(c)). The
minimum programming pulse width which is restricted by the speed of the ’Bias Generator’
op-amp, parasitic impedance on the active signal line, and the mBED clock. As such, the
non-zero resistance of the analogue switches, along with the finite offset of the read feedback
buffer play a major role in the estimation of the target device resistance.
To quantify the scaling with array size behaviour of the ClassicRead operation, crossbars of
linear resistors of sizes up to 128x128 have been simulated in PSPICE. The devices employed
consist of a Pt/T iO2/Pt stack which have a range of parasitic line resistance Rl and device
capacitance Cp, based on their structure. Fabricated thin film RRAM devices usually have
an electrode size F (feature size) of 10nm to 10µm with electrode thickness h of 10 to 100nm
and active core thickness d of 10 to 100nm. In a 4F 2 dense crossbar array configuration, these
various device structures yield a line resistance of Rl = 2ρPt/h (where ρPt is the resistivity of Pt)
which can vary in between 21.2 and 2.12 Ω. Concurrently, the range of parasitic capacitance Cp
of these structures (calculated as: Cp = ε0εT iO2F
2/d, where ε0 is the permittivity of free space
and εT iO2 = 100 is the room temperature DC relative permittivity of TiO2 [8]) is illustrated
in Figure 5.3(e) and takes values in the range of 1aF to 10pF . Due to some structures being
impossible to fabricate and thus not representing realistic devices (eg. F=10nm with h=100nm),
the Cp parameter was constrained between 1fF and 10pF in the subsequent simulations.
A line resistance range of Rl = {1, 10, 100}Ω and typical access resistances Ra = 9Ω have been
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introduced in the simulation which involves probing an NxN array of devices with resistance
Ron, connected to the read buffer and the Rsense bank via Ra. A target resistor of Mt is
placed at position NxN, to simulate a worst case scenario. A read operation is performed
and recorded by SPICE for Mt = Ron, and another one for Mt = Roff = Rratio ∗ Ron where
Rratio = {10, 100, 1000}. This process is repeated for Ron = {1, 10, 100} kΩ and for all sets of N
and Rl. As Mt can vary between Ron and Roff then the voltage read by the mBED input ADC
when using Rsense1 = 1MΩ (it was found that Rsense1 results in the largest voltage difference)
will vary monotonically in between the two corresponding boundary cases. For any given array
we define bit accuracy as:
log2(
Vbias|Mt=Roff−Vbias|Mt=Ron
ADCres
) (5.12)
where Vbias is the voltage read from our sensing node while reading the ‘worst-corner’ device
Mt at NxN and ADCres is the resolution of the on-board mBED ADC (1LSB ≈ 3.3mV). This
figure of merit is used to quantify the performance of the simulated mCAT for larger scale
arrays (Figure 5.3(a)-(d)).
For larger arrays, the line resistance undermines the reading accuracy significantly in the case
when Ron is small; its influence is limited as Ron is increased. Equally important is the Roff/Ron
ratio; for low Ron’s (1 and 10kΩ) Roff/Ron is proportional to the bit accuracy. For large Ron,
the system performs similarly for different Roff/Ron’s and Rl’s for array sizes up to 128x128.
This may be because the lumped components Mw and Mb are large enough not to interfere due
to the offset voltage of the read feedback buffer, and Rl is minute compared to Ron to play a
measurable role.
Further, the influence of Cp on the maximum throughput of the reading operation is quantified.
The reading throughput is inversely proportional to the active wordline settling time when
probing one target device with Vread through Rsense1 (Figure 5.3(e)-(g)). Due to the complexity
of the problem and the large range of free parameters, the analyses of the influence of CP
and Rl were performed separately. The simplified circuit of Figure 3.2(c) was expanded to
include lumped parasitic CPinactive = N(N − 1) · Cp and CPbias = N · Cp components at nodes
Vinactive and Vbias, respectively. SPICE transient simulations of a reading operation where
Ron = 100kΩ and Rsense = 1MΩ have been performed for different states of the full NxN array:
N = {32, 64, 128}, Roff/Ron = {10, 100, 1000} and Cp = {0.001, 0.01, 0.1, 1, 10} pF . The worst
case scenario representing the longest active wordline settling time occurs when Mt = Roff and
all other elements of the array are Ron. In Figure 5.3f-h, the highest reading throughput using
the mCAT circuitry can be achieved for a 32x32 array of low Cp and low Roff/Ron ratio. This
value degrades with increasing array size and with increasing Cp. However, it was shown in
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Figure 5.3: mCAT simulated reading performance of ClassicRead for large array sizes and increasing Ron values under Roff/Ron
of a) 10, b) 100, c) 1000. d) Marker legend for a), b) and c). e) Range of parasitic capacitance based on feature size and active core
thickness. f), g) and h) Settling times of one READ operation per parasitic capacitance values and array size. i) Marker legend of
f), g) and h). j) Energy consumption of one READ operation.
[9] that RRAM devices exhibit capacitive switching, adding another level of variability when
quantifying maximum possible throughput.
An example of the maximum energy dissipation during one read operation of a target de-
vice Mt = Roff , when the rest of the array elements are Ron, for an array of 128x128 size,
Cp = 100fF and a range of Ron and Roff/Ron ratios is illustrated in Figure 5.3j. The max-
imum energy dissipation (only related to the crossbar array itself, neglecting amplifier power
costs; calculated using energy dissipated in Mt and Mb during rise time and for 2.5µs sample
acquisition time) in the array occurs when the devices employed have a large Roff/Ron ratio and
moderate Ron. However, the same device feature boasts the largest possible bit accuracy, for
any Rl, as illustrated in Figure 5.3(c). Furthermore the large Roff/Ron ratio will also decrease
the reading throughput. In the opposite case, the lowest power dissipation occurs for low Ron
and low Roff/Ron which would however infer a low bit accuracy (Figure 5.3(a)) and such the
difficulty to distinguish in between more than 2 states, provided Rl < 1Ω. Nevertheless, Figure
5.3 illustrates the complex interplay in between all crossbar parameters and suggests that future
RRAM implementations will require devices tailored to specific applications in order to achieve
the necessary performance.
When the system should only distinguish bistable (1 bit accuracy) RRAM cells which toggle
between Ron and Roff , the reading limitations relax dramatically. Depending on the Roff/Ron
ratio and Ron, the mCAT can measure binary RRAM arrays of up to 128x128 devices, provided
the associated line resistance is equal or below 1Ω. Compared to the ADC method described
herein for bistable crossbars, traditional current sensing schemes are more suitable for such large
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scale applications, as the one described in [10]. However, as the mCAT is a research tool first,
and not hindered by speed requirements or energy efficiency, the ADC based reading method
is essential for acquiring absolute values of cell resistance which accelerates mass testing of
an infant technology such as RRAM. Nonetheless, the successful implementation of selectorless
RRAM equally depends on the reading/writing method and on the characteristics of the devices
employed.
This work on the degradation of the mCAT reading performance on large scale arrays has
been peer reviewed and published in Transactions on Electron Devices, as part of the paper
describing the mCAT platform [11].
5.2 Temporal Processing with Volatile Memristors
The capability of quickly gathering data on memristive behaviour revealed interesting novel
device dynamics. It was discovered that under certain conditions, a solid state device can
exhibit volatility in its resistive state retention.
The main temporal characteristic of the ideal memristor as defined in [12] is non-volatility.
Practical devices acquire, under weak stimulus, a temporal state but then tend to decay back
to a state of equilibrium. It can be argued that all solid-state RRAM, to some extent, express
volatile characteristics, with reported state-restoration time constants in the range between
hundreds of ms [13] to years [14]. Fig. 5.4a shows an optical microphotograph of one of the
TiO2 RRAM prototypes employed in this study, one measurement of which is illustrated in
Figure 5.4b. Three SET pulses are applied while low amplitude pulses (READ) are used to
assert the state of the memristor. During each pulse the conductance of the device increases
temporarily followed by decay back towards the original conductance level. It is asserted that
the applied input stimulus is weak, due to the initial conductive state being recovered in a matter
of seconds, with little non-volatile state alteration being induced. To render a non-volatile state
transition, a critical energy barrier must be exceeded. This can be accomplished by a strong non
interrupted single stimulus or sequence of stimuli, exploiting the devices accumulating nature
[15]. The increase or decrease of the devices conductance is typically governed by the stimulus
polarity (bipolar mode), yet unipolar switching can be triggered depending on the initial state
of the device and its previous activity. If the energy provided to the device is less than the
corresponding activation energy, a transient (volatile) response can be temporally induced,
with the initial equilibrium state being eventually restored. This state volatility occurs due to
metastable phase-transitions within the functional core and precedes the induction of any long-
term phase-change in the devices bulk via forming or annihilating conductive channels. These
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Figure 5.4: Example of a volatile memristor response: a) Optical microphotograph of a single T iO2 memristor. b) Example of
measured volatile characteristics of the device shown in a); Three disruptive pulses are applied with interpulse timing of 1s which
trigger volatile state transitions; READ pulses of small amplitude (0.5V non-disruptive) are applied every 20ms to assert the
conductivity of the device.
Figure 5.5: Example of a volatile memristor response: a) Blue line - measured memristor data, Red line - brute force fit of a synaptic
model with parameters included in the title, courtesy of Dr. Eleni Vasilaki; b) Illustration of short-term depression observed in
biological synapses where Y axis is the weight of the synapse.
mechanisms have been shown to be governed by mass diffusion [16] and nucleation processes
[17].
5.2.1 Sequence Detectors
The volatile behaviour of memristor prototypes was further exploited to demonstrate simple
artificial neural networks (ANNs) in the context of event detection due to the volatile behaviour
being similar to short-term plasticity (STP) exhibited by biological synapses.
STP is an experimentally observed type of neural plasticity [18] where the effective strength of
a connection (synapse) between two neurons (Figure 5.5b) varies over the course of hundreds
of milliseconds as a result of recent activity. These changes are temporary in nature and are
restored in the absence of synaptic input for a sufficiently long time. In general, artificial
neural networks and hardware implementations have mainly focused on long-term plasticity,
permanent changes that have its effects on longer time scales, ignoring STP. Nevertheless, this
is a feature worthwhile of consideration as the importance of STP has been demonstrated,
among others, in enhancing spatiotemporal stimuli discrimination [19] and in the emergence of
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Figure 5.6: Exponential Integrate and Fire Neuron circuit schematic using discrete components.
connectivity motifs [20].
Several custom circuits were built for this experiment which emulate two pre-synaptic neurons
exciting a post-synaptic Integrate and Fire (I& F) through one or two dynamic synapses repre-
sented by solid-state volatile memristors. The post-synaptic I& F neuron schematic was kindly
provided by Dr. Giacomo Indiveri at ETH Zurich, and was built out of discrete components
(Figure 5.6). This work was done in collaboration with Dr. Eleni Vasilaki and PhD candidate
Fernando Diaz-Perez of the University of Sheffield, UK.
A neural processing systems must be able to recognize different patterns encoded in the tem-
poral sequences of spikes produced by multiple neurons, e.g. at the sensory periphery. It
is essential therefore to be able to distinguish different sets of spatio-temporal spike patterns
quickly and efficiently. The following implementation represents, perhaps, the first example
of how memristors can be used to achieve spatiotemporal computation. An experiment was
performed with a static resistor and a memristor connected to a circuit that implements an I&
F as a post-synaptic neuron [21].
In Fig. 5.7a the tested neural network diagram is shown, of a circuit designed to discriminate
between two distinct spatio-temporal patterns: the first pattern is represented by the sequence
of events AB, when the spike-train labelled A appears before the one labelled B; the second
pattern is represented by the sequence BA when the spike trains are sent in reversed order.
The spike trains consist of three -4V, 10µs wide pulses with inter-spike interval tint = 250ms.
For the pattern AB, the 3-spike train is applied first to the static (RS) and then to the dynamic
(M) synapse, as illustrated in Fig. 5.7b. For the pattern BA, the 3-spike train is applied first
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Figure 5.7: Single memristor tempotron measurement results: Demonstration of short-term dynamics in detecting concurrency of
events. a) Illustration of the sequence detector circuit b) Pulsing sequence for Event AB Event A is applied on the static synapse
(resistor) while Event B is applied on the memristor M. c) Measured transient response of the neuron membrane potential for Event
AB. d) Measured short-term dynamics of the memristor during Event AB. e) Measured conductance dynamics of 5 AB synaptic
events in sequence containing the event illustrated in d). f) Pulsing sequence for Event BA. g) Measured transient response of
the neuron membrane potential for Event BA. h) Measured short-term dynamics of the memristor during Event BA. i) Measured
conductance dynamics of 5 AB synaptic events in sequence containing the event illustrated in h). j) Neuron spiking probability for
Event AB and BA, benchmarked against a control experiment (not included).
to the dynamic synapse (M) and then to the static (RS) synapse, as illustrated in Fig. 5.7f.
To offer the experiment the highest chances of success, the delay in between the patterns was
set to ±2 · tint (where tint is the inter-pulse time interval) such that the common pulses are
synchronised. This sequence detector was designed to produce a spike at the membrane of
the I& F neuron when the pattern BA occurs, based on the short-term facilitating response of
the memristor, and no spike when pattern AB occurs. The experiment was conducted by first
applying five AB patterns, followed by five BA patterns and then repeating this full sequence
eight times.
The success rate of this discrimination task is 67.5% with 15% false positive, as illustrated in
Figure 5.7j. It was found that the variability in success is a cumulative effect of the response
of the memristive synapse and the inherent noise of the system coupled with a low membrane
voltage threshold overhead. The performance of this network is compatible with the fact that
biological neurons are inherently unreliable. Achieving reliability of unreliable circuits via
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Figure 5.8: Multi-memristor tempotron measurement results:Demonstration of sequence detector with two memristive synapses.
a) Illustration of the coincidence detector circuit, b) Neuron spiking probability for all events in two different runs: during Run 1
the membrane threshold was set to 670 mV, during Run 2 the threshold was raised to 675 mV. Examples of measured transient
response of the neuron membrane potential for Event (1) (c), Event (2) (d) and Event (3) (e).
redundancy strategies is a well-established concept in nature[22, 23] that can be exploited also
in these types of applications.
The proof-of-concept example of memristor-based sequence detectors, as presented in Figure
5.7, is only a simple scenario for highlighting the potential of this application. This concept can
be scaled so that multiple memristors and/or more complicated spatio-temporal patterns are
employed, as well as the use of different neuronal models or even circuit parameters (e.g. mem-
brane potential thresholds); opening remarkable opportunities for advancing the complexity of
this system.
Fig. 5.8 demonstrates the same concept with aid of two volatile synapses, illustrating a coinci-
dence detector circuit. The experiment was performed by applying each type of Event ((1) first,
followed by (2) and (3)) 10 times each in sequence, with a 5 second resting time in between each
Event, then the whole set was repeated 7 times. The number of output spikes was counted and
the total for each type of Event was normalised by the number of total common input pulses
(1 per each Event in the case of Event (1) and (3), and 2 in the case of Event (2)). The results
are plotted in Figure 5.8b showing an increased spiking probability of the post-synaptic neuron
in the case of Event (2) compared to Events (1) and (3), successfully identifying the concur-
rence of patters A and B. The experiment was repeated for a slightly higher neuron membrane
threshold voltage, and the same difference in neuron spiking probability is observed.
This work on temporal processing by employing volatile memristors to devise spatio-temporal
discrimination circuits has been peer reviewed and published in ScientificReports [24]
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Figure 5.9: Memristor-based programmable gain amplifier: a) Illustration of the prototyped circuitry with all employed discrete
components annotated and inset of (a) circuit diagram. b) Measured frequency response of the amplifiers gain and phase for a
single memristor set at eight distinct resistive states. c) Memristance vs Memcapacitance of practical devices comprising a 25 nm
thick T iO2 film for active areas of 5x5 µm2
5.3 Memristors In Conventional Analogue Circuits
5.3.1 A Programmable Gain Amplifier
In this section, potential uses of memristors in analogue circuits are explored. The characteristic
exploited is the capability of solid-state devices to act as analogue resistive weights, with their
resistance being modulated electronically.
A memristor with a corresponding external programming circuit could in principle replace
a resistor array and can perhaps be added in a programmable gain amplifier (PGA). A large
number of gain levels is attainable depending on the precision of memristor state programming.
It is important to accurately set the resistive state of a memristor, and several research efforts
are focused on this issue [25, 4, 26]. As the range of parasitic variations needs to be kept at a
minimum, a memristor implementation could be superior to a resistor array simply because the
resistive state is read directly from the memristor and not through a parasitics-prone variable
combination of several resistors and MOS switches.
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Although the memristor based programmable gain amplifier has been previously proposed from
a conceptual point of view [27], to date practical implementations have only been presented
by aid of discrete memristor emulators [28]. Consequently, the concept was experimentally
verified via discrete circuitry and packaged solid-state memristors fabricated in-house. The
AC performance of the selected topology is analysed and also a correlation between parasitic
capacitance and resistive states is presented.
Single memristor elements were included in the feedback branch of a simple inverting voltage
amplifier configuration with a TL5580 op-amp as the voltage amplifying element and R1 =
12kΩ, as shown in Figure 5.9a.
Frequency response measurements were performed using an SR785 Dynamic Signal Analyser
and further data analysis was performed using MATLAB. The measured frequency response
spans between 128 Hz and 102.4 kHz. Programming the device was achieved by applying a
train of voltage pulses of 3V to the memristor by an external function generator, with increasing
widths of 1µs to 10µs in 1µs steps. This achieved a RESET operation on the memristor from a
low resistive state (LRS) to several intermediate states (IRS). The programming sequence was
halted when a significant change in memristance was recorded, achieving eight distinct resistive
states.
Frequency response curves of the PGA for distinct resistive states MT of the memristor under
test are presented in Fig. 5.9b. These experimental results show over-all promising qualitative
performance of the memristor as a gain setting element in the op-amp feedback branch. For the
M1 = 62.1kΩ gain state, the maximum ripple in the gain and phase response were recorded to be
2 dB and 8 degrees, respectively, that accordingly decreases with lower gains. Gain peaking
is present for several high resistive states at the same frequencies, which indicates that the
memristor has a mild frequency-selective behaviour. The static resistance of the memristor was
additionally estimated via curve fitting in MATLAB. The model used for this approximation is
represented by equation 5.13 which describes an ideal response of a voltage amplifier having a
static resistor (MT ) and a static capacitor (CP ) in the feedback branch, while keeping R1 fixed
at 12kΩ.
y = 20log10
(
MT
12kΩ
√
1
1 + (2pifMTCP )2
)
(5.13)
These parameters (MT and CP ) were extracted using the best fit response curves of every
frequency response shape in Figure 5.9b, and the resistive states were plotted against corre-
sponding parasitic capacitance in Figure 5.9c. A correlation between MT and CP is evident.
The parasitic capacitance increases when the resistive state approaches the boundary RON value
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( 8kΩ). The memristive characteristics are dominant at low frequencies where there is observ-
able gain modulation, while the capacitive nature of the device governs higher frequencies,
where it resembles a Metal-Insulator-Metal (MIM) capacitor.
Although the TiO2 memristor seems to exhibit a dual memristive - memcapacitive nature,
the capacitive and resistive states cannot be set independently of one another. The above
measurements are preliminary evidence for the existence of memcapacitance and indicate that
the parasitic capacitance of TiO2 memristive devices can vary in a similar fashion. Further
investigation into the influence of area and device thickness needs to be performed in order to
further quantify the memcapacitive effect.
The above work was peer reviewed and published in Applied Physics Letters [29].
5.3.2 Memristive Automatic Gain Control
A more stringent and complex implementation of variable, or programmable gain, is repre-
sented by automatic gain control (AGC). AGC circuits are utilised in applications where a
constant, or controllable output signal level is desired, irrespective of input signal amplitude.
AGC circuits usually employ a closed-loop feedback regulating circuit which adjusts its voltage
gain depending on a reference signal, decreasing it if the input signal is high, or increasing it
otherwise.
Solid state memristors’ capability of functioning as a gradually programmable resistor can be
exploited in many applications which require a circuit parameter to be modified by modulating
the resistance in between two nodes. AGC circuits can be trivially designed in this way: a resis-
tance which sets the gain of the circuit represents the gain-setting element, and such changing it
would produce a change in the voltage gain. Solid state memristors can provide, as mentioned
above in the case of the mPGA, significant area gain compared to digital potentiometers, and
can replace them as the gain setting element in area and parasitics sensitive circuitry.
The only implementation of an AGC topology utilising memristors is limited to SPICE simula-
tions utilising the initial HP memristor model [30]. The circuit presented employs a continuous
feedback loop where the difference between the output and a reference signal (error signal)
is scaled and applied as a DC offset current through the gain setting memristor, gradually
adjusting the resistance and such the gain until the error signal is minimised.
Solid state TiO2 memristors usually exhibit a voltage threshold, under which no measurable
resistive switching is induced. A practical implementation of the circuit in [30] would only
exhibit self adjusting gain in the case of very high error signals. Additionally, measuring the
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envelope of the output signal during memristor programming yields an inaccurate value for
the gain, simply because solid state memristors exhibit a non-linear I-V curve at medium to
high-voltages. Therefore, a functioning AGC circuit utilising practical memristors can be im-
plemented by having a sequential feedback mechanism, where the gain setting element of a
voltage feedback amplifier is connected to the feedback loop during normal operation, and dis-
connected from it during adjustment of the state via voltage pulsing by an external circuit.
Performing this sequence at a frequency at least double the maximum operation frequency
of the AGC circuit will reduce distortion caused by disconnecting the feedback resistor of an
inverting voltage amplifier. Furthermore, there is the valid assumption that the Simmons tun-
nelling barrier model adequately describes the current carrying capabilities of an electroformed
solid state memristor. This in turn yields a highly non-linear I-V characteristics which can
plague any AC memristor circuit with horrendous harmonic distortion. Nonetheless, it can be
considered that for low voltages across a tunnelling junction, the I-V response is linear [31],
hence an AGC circuit employing memristors would simply be limited to low output amplitudes
for distortionless operation.
An electroformed 60x60 µm2, 25 nm thickness of the active core, Pt/T iO2/Pt solid-state mem-
ristor was utilised in a novel AGC circuit. The pulse response of its corresponding resistive
state was obtained using the mCAT and the SwitchSeeker module showing expected bipolar
behaviour (Fig. 5.10a). Lower duration voltage pulses require a higher amplitude in order to
induce similar normalised resistance changes, compared to higher duration pulses. I-V measure-
ment of the device after this initial characterisation revealed a non-linear response (Fig. 5.10b).
In Fig. 5.10c, this I-V response was limited to a range of maximum voltage and corresponding
current values, and linear fitting was performed on the constrained data set. The linear fitted
extracted value of Rf was plotted against the maximum voltage in the corresponding set, re-
vealing that the resistance of the device increases with decreasing potential dropped across it.
This was expected. In order to quantify the linearity of the I-V response, the resistance of the
device was calculated at each voltage point from Fig. 5.10b, and the standard deviation (σ) of
normalised errors compared to fitted values Rf were plotted against the voltage of the corre-
sponding data set. As voltage range decreases, σ decreases, hence the device better resembles
a linear resistor.
The proposed memristive AGC circuit is illustrated in Fig. 5.11a. It consists of: an inverting
voltage amplifier represented by the OP2, having the active memristor cell M in the feedback
loop in parallel with a capacitor CF limiting the bandwidth of the configuration, hence having
a gain of G(V/V ) = −M/RF ; a peak detector tracking the envelope of Vout represented by
OP3; a pulse based regulating circuit represented by an mBED µController (programmed in
C) along with a subtracting op-amp OP1 mapping the output of the Vcontrol DAC from 0-3.3V
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Figure 5.10: Characterisation of memristive device (DUT) utilised in an AGC circuit. a) SwitchSeeker results of the DUT -
proportional changes in the resistance of the device based on the width and amplitude of the corresponding voltage pulse. b) I-V
measurement of the DUT. c) Fitted values of resistance based on constrained sets of the I-V data in b); Standard deviation of
normalised errors of measured values of resistance at corresponding voltages from b), compared to fitted resistance values Rf .
to ±10V .
In normal operation mode, the circuit outputs Vout = −Vin ·M/RF , and the peak detector tracks
the envelope as VE = Vout. Keeping Vref constant and in the case that Vref = VE ±∆Vref , the
analogue switches around the memristor are kept in the P1 position, because no gain adjustment
is required (∆Vref represents a programmable tolerance). The mBED compares Vref with
VE ±∆Vref at a rate depending on the internal clock. In the case where Vref > VE + ∆Vref , a
decrease in the amplitude of Vin is recorded, then a gain increase is required which translates in
increasing the resistance of the memristor M . The sequence which follows involves the mBED
setting the voltage Vpulse to a value Vstart, disconnecting M from the feedback loop and flashing
the memristor to the P2 position for the duration of the pulse. M is then returned to the P1
position, and following a short settling time, VE is sampled and compared again to Vref±∆Vref .
If the next required operation is also a gain increase, then for the next program cycle Vpulse is
increased to Vstart+Vstep, and the WRITE sequence is performed again. This sequence continues
until the output voltage has reached close to the required Vref value; Vpulse is bound between
Vstart and Vmax, and such when Vmax is reached, subsequent programming pulses maintain that
constant amplitude. The same gain adjustment sequence is also applied when a gain decrease
is required, however the polarity of the WRITE pulses is inverted. Furthermore, when the gain
adjustment requirement changes from an increase to a decrease, or otherwise, Vpulse is reset to
Vstart. In this way, any WRITE operation is similar to a pulsed voltage ramp being applied to
the memristor, which ensures a more gradual analogue switching.
The circuit illustrated in Fig. 5.11a was implemented practically on a breadboard using off-the-
shelf components, and having the TiO2 memristor measured in Fig. 5.10 as the gain setting
element M . The measurement results in Fig. 5.10 help in setting the operating parameters of
the proposed AGC circuit. The pulse duration was set to 10µs for the programming procedure
in order to reduce the output distortion by minimising the time M is disconnected the OP2
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Figure 5.11: AGC circuit description, results and operation. a) Proposed AGC circuit circuit schematic employing a solid state
memristor. b) Measured gain values after automatic memristor state adjustment, for several Vin. c) Example of automatic gain
adjustment of the proposed AGC circuit: red trace shows Vin, blue trace shows Vout; AGC circuit is active during highlighted gray
area. d) Automatically applied voltage pulses to the solid state memristor during the time when the AGC circuit is active.
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configuration. Values for the WRITE pulse amplitudes are slightly increased from Fig. 5.10a
to compensate for the small pulse duration. Vstart is set to 1 V, Vmax to 2 V, and Vstep to
0.1 V. The polarity required for gain increase or decrease is extracted from Fig. 5.10a, and
linked with memristor orientation in the OP2 configuration. In the normal operating mode,
the output voltage signal was limited to 500 mVp, ensuring a higher linearity of the memristive
cell over small voltages. The frequency was kept constant at 1KHz.
Fig. 5.11b shows results of a gain adjustment experiment at Vout of the circuit illustrated in
Fig. 5.10a, where Vref = 210mVp and ∆Vref = 5mVp, translating to a required constant output
signal Vout = 420mVp−p. The input signal was varied in between 170 and 235mVp in 5mV
steps several times. The value of Vout after automatic gain adjustment was recorded using a
Tektronix 6000 oscilloscope, and used to compute the current gain value. There is excellent
agreement between the required calculated gain value of the system, and the automatically
adjusted measured value, for each Vin signal amplitude in the tested range. The proposed
AGC circuit therefore successfully maintains a constant output signal amplitude for a range of
different input signal levels. Fig. 5.11c,d shows a recording of a series of active gain adjustment
procedures performed during a session where the input signal (marked red in Fig. 5.11c) is
composed of a 1 KHz sine wave of 0.1Vp, amplitude modulated by a 50mVp square wave of
0.25mHz frequency. The output signal (marked in blue) is amplified and varies with the input
amplitude until the gain adjustment is enforced by the mBED (marked by the gray box). When
the input amplitude changes, the output signal adjusts towards the required gain level which
represents an output amplitude of 210mVp. After the end of the sequence, the resistance of M
remains large, and such the output signal amplitude is higher than in the initial part of the
recording.
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Chapter 6
Conclusion
This dissertation has laid the groundwork for pragmatic and circuit-oriented research into
analogue resistive switching TiO2 memristors. There is great promise in utilising memristors
not only in digital memory storage, but also in a range of other useful electronic circuits. So far,
the evidence mostly consists of demonstrations involving ideal or infant device models. This
work has taken a step back from immediately delving into memristive circuit design, and instead
focused on device characterisation, a prerequisite to sophisticated device model development,
before implementing practical circuits.
To enhance the experimental work on solid-state devices, a versatile memristor characterisa-
tion instrument (which the author calls mCAT) was designed and built. Its performance was
verified on single, and crossbars of linear resistors, and on stand-alone and crossbars of TiO2
memristors. The instrument was utilised in a number of research tasks, and has assisted in the
discovery of device behaviours until now unobserved, such as: sparse volatility which can be
modeled in SPICE and the kinetics of analogue resistive switching behaviour which resembles
modulating a tunnelling barrier along a conical shape and which can be described by the Sim-
mons tunnelling barrier model. The mCAT is a platform on which a wide range of experimental
procedures can be easily performed. These include coercing a memristor to a desired resistive
state, or automatically finding biasing parameters for analogue resistive switching. The system
was utilised to electroform hundreds of TiO2 memristors under different biasing conditions, all
at a click of a button. These extracted device behaviours have been applied on novel computa-
tionally useful single and multiple-memristor circuits including two distinct temporal sequence
detectors with applications in neuromorphic engineering, a practical memristor programmable
gain amplifier, and a fully described memristive automatic gain control circuit.
Detailed summary of the main thesis achievements follows below.
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6.1 Achievements
Chapter 2 provided an overview of the current state-of-art in memristive devices and systems,
starting with initial occurrences and identifications of resistive switching in thin-film MIM de-
vices, continuing with the, at the time, unrelated development of memristive theory by Chua,
and recently, the linking of memristive theory with solid-state resistive switching devices by
HP. The current research into memristors was divided into two sections: a device perspective
- where the emphasis is on fully describing the physical processes involved in electroforming,
and an investigation on bipolar and unipolar switching on many types of memristive devices;
and a performance perspective - where applications of memristors were discussed and divided
into three main areas: memory, neuromorphic engineering and analogue electronics. A main
outstanding issue with memristor applications in conventional analogue circuits, which repre-
sents the topic of this work, was identified: a severe lack of practical demonstrations of useful
circuits, which surprisingly contrasts the wealth of applications demonstrated utilising ideal, or
the initial HP memristor models. The physics of thin-film memristors, dictate that the electro-
forming activation step induces near permanent structural modifications of the active core of the
device, which in turn determines its resulting resistive switching behaviour. Identical pristine
memristors yield qualitatively similar resistive switching behaviour post-electroforming, which
however drastically differ quantitatively, translating into low operational yield. There are very
few mitigation options for this unavoidable electroforming step, which don’t involve tweaking
the manufacturing method. In light of this, a measurement tool was built which can accom-
modate accurate solid-state memristor reading and programming, stand-alone or in crossbar
configurations, and allows quick switch in between individual devices via an user-friendly GUI,
a feature needed due to reduced yield.
Chapter 3 reiterates the need for a measurement instrumentation specifically tailored for
RRAM cells, then describes the design and implementation process across several generations
of the mCAT platform. Its performance was benchmarked using single and crossbars of lin-
ear resistors, and against single and crossbars of TiO2 memristors. Novel multi-port current
redistribution schemes were implemented in hardware in order to minimise the risk of acciden-
tally programming adjacent devices during a crosspoint WRITE operation. Similar sneak-path
mitigation schemes were applied for reading operations, allowing adequate accuracy reading
of analogue crossbar arrays. The utility of the mCAT is further enhanced by a user-centric
Graphical User Interface (GUI), which allows complex reading and writing protocols to be ap-
plied on single devices, or arrays of devices of up to 32x32, at a click of a button. This has
allowed a wide range of complex pulsing schemes to be tested on solid-state memristive devices,
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both packaged and directly on wafer using a custom probe-cards connected on the on-board
headers. Some of the implemented pulsing schemes include: manual reading, manual volt-
age pulsing, Electroforming, CurveTracer, ConvergeToState, SwitchSeeker, Endurance,
Retention and ArbitraryWaveformGenerator. The user has the ability to visualise the gath-
ered measurement data, switch in between individual devices, and easily search for desired
behaviour, analogue or bistable, from a range of separate RRAM crosspoints. The instrument
has greatly accelerated the development and implementation process of novel analogue resistive
memories, which is what is required for the experimental work presented in this dissertation.
Chapter 4 illustrates several use cases of the mCAT, showing measurement data gathered on
solid-state TiO2 memristors, such as: electroforming, manual pulsing which can change the
resistive state of a device in a gradual fashion, converging the state of a device automatically to
a required resistive state via ConvergeToState, and automatically finding pulsing parameters
which induce analogue RS via a novel pulsing script called SwitchSeeker. Finding analogue
resistive switching biasing parameters automatically is a remarkable feature of the mCAT,
and measurements on TiO2 memristors reflect this. Starting from an electroformed device, of
any resistive state, the algorithm gradually modulates the resistive state of the device in an
analogue fashion for any number of cycles, revealing pulsing parameters and relating them to
normalised resistance changes. This is valuable when the user wants to include said device
into a custom memristive circuit. Practical applications are presented in Chapter 5. Further,
tracing the I-V response of memristors at separate resistive states, and toggling between them
via voltage pulses, while allowed for a novel description of the structural changes inside the
active core of the DUT during analogue resistive switching. Fitting the Simmons tunnelling
barrier model on families of I-V curves measured across a range of separate states revealed
that the strong conductive filament which forms post-electroforming is modulated in both
length and cross-sectional area during bipolar resistive switching. It was demonstrated on
two separate memristive devices, pointing that the nano-gap junctions’ structure is modulated
along a conical shape during analogue resistive switching. Additionally, the TiO2 devices
employed were proved to be non-volatile for a period of up to 5x105 seconds, however it was
shown that during certain input conditions, some devices exhibit volatile resistive switching,
where the state momentarily decreases following negative voltage pulses, and then gradually
increases with the initial state being recovered in a matter of seconds. This volatile analogue
resistive switching behaviour was qualitatively modeled in a novel SPICE memristor model
which can be modified to accommodate a range of diverse responses. Three separate volatile
responses of a TiO2 memristor were successfully fitted by this model. It has been demonstrated
that the mCAT’s is capabile of performing memristor electroforming en-masse. Two separate
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device types, on two separate manufactured wafers were utilised and an insight was gained
on how this step is influenced by the differences in MIM material stack in between the two
wafers. Finally, electroforming using a series resistor were performed on a large number of
devices. A proportional relationship in between the measured resistive state after forming and
the resistance of the series resistor was obtained.
Chapter 5 reviews several novel memristor-based circuits demonstrated practically, made pos-
sible using the mCAT. The simple ClassicRead reading method implemented by the mCAT
is enhanced through a 3-step technique in order to increase the accuracy of analogue resis-
tance measurements on crossbar arrays up to 32x32 devices. The performance of the method
has been simulated for arrays up to 128x128 devices, with non-idealities such as crossbar line
resistance and device parasitic capacitances taken into account. Reading accuracy and maxi-
mum throughput have been quantified, giving insight into the scaling behaviour of selector-less
crossbar arrays. The sparse volatile behaviour of TiO2 memristors has been exploited in two
separate sequence detectors, both are capable of distinguishing in between several distinct
spatio-temporal stimuli. The sequence detectors were implemented using a single memristor
topology, and a two memristor topology, giving promise to memristive neuromorphic circuits
which exploit short-term plasticity. Finally, the capability of memristors to act as programmable
resistive weights has been demonstrated in two practical analogue circuits: a programmable gain
amplifier, and an automatic gain control circuit (AGC). Both these circuits employ solid-state
TiO2 memristors and were demonstrated using off-the-shelf components. The AGC circuit’s op-
erating parameters were set using results with the mCAT, and have shown successful automatic
gain modulation using a memristor for several cycles.
6.2 Recommendations for Future Work
The topic of this dissertation is an open ended one within the wide scope of practical mem-
ristive applications. There is still a long way to go before memristive circuit design becomes
commonplace, due to a lack of a comprehensive model. Nonetheless, this work has laid the
foundation upon which swift advancements in understanding the operation of TiO2 memristors
in analogue circuits and beyond can be made. Recommendations for future work follow.
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6.2.1 Further Advancing the mCAT platform
There remains two functional modules on mCAT5 which need to be made operational: current
stop pulsing, and current pulsing. Current stop-pulsing would allow for better control of the
electroforming step, and current pulsing is worth being explored.
Whilst versatile and utile in its current form, the mCAT platform should be further advanced
to accommodate more complex crossbar operations. One immediate feature which should be
implemented is simultaneous wordline biasing with dissimilar potentials. This means adding one
DAC, or a sample and hold component, along with a buffer to each wordline. This configuration
would allow for testing of various multiply-accumulate-type implementations on memristor
crossbars. A hypothetical experiment would comprise: first set the state of the crossbar to a
required matrix of resistive states, then bias each wordline individually with respective required
potentials, then read each bitline, while keeping the inactive ones biased to GND. This would
also entail an update of the software interface. Care must be taken in order to maintain the
ease-of-use of the system in spite of this added complex functionality.
Individual wordline biasing would also allow for novel neuromorphic learning protocols to be
tested on memristor crossbars, where each cross-point represents a synapse. Neurons can be
simulated in a software layer on the local mBED and the full synapse matrix can be biased and
updated at the same time. This reduces the epoch-time compared to a similar implementation,
however where synapses are updated one at a time.
6.2.2 Electroforming Study
One prevalent issue regarding experimental work with practical memristors remains the large
variability in operation between similar devices. This translates into low operational yield and
a general confusion about why some devices function and some do not. The answer lies in the
electroforming step. A study should be performed in order to quantify the outcome of different
types of electroforming on future device operation.
Electroforming can be performed in a number of ways, starting with the input being a voltage
ramp, or a constant DC voltage. A few current limiting techniques can be additionally em-
ployed: series feedback current limiting, current stop limiting or traditional current compliance.
These reduce the risk of hard-switching and hence making the device inoperable.
The simplest and possibly most useful technique in the context of this experiment should be
electroforming with a constant DC voltage along with current stop limiting. Batches of devices
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should be electroformed with a range of DC voltages, each one with a range of current limit
values. Hence, for example, 32 devices can be electroformed with 5V DC and a current limit
of 10uA. Another 32 devices with 5V, 100µA, the following 32 with 6V 100µA and so on. This
experiment should be employed on a large number of devices to increase the chance of finding
similar electroforming outcomes in a large data pool. After each device switches into a low
resistive state, an I-V curve should be recorded. The Simmons tunnelling barrier model should
then fitted on each measurement for each device. The three relevant parameters (w, Rc and
A) which describe the initial strong conductive filament are then extracted. It is possible that
similar forming voltages and current limiting values tend to create filaments of similar size and
shape. This initial stage of this experiment will check this hypothesis.
Following electroforming and I-V measurements, pulsing scripts should be applied which test
the device’s performance in either analogue or bistable mode, as the user desires. With enough
devices tested, it is again possible that certain electroforming parameters have a higher chance
of activating a device in the required operation mode. This increases the yield and can offer
researchers a choice: if a bistable memristive device is required, then electroforming should be
done with high voltages and low current stop value, for example; alternatively, if an analogue
memristive device is required, then forming should be done with a low DC voltage and high
current stop value. These are predictions which can be validated by performing the above
experiment.
The mCAT is capable of all above operations, including the support for handling large numbers
of memristors at the same time. The pulsing scripts which induce either analogue or bistable
resistive switching described above can be employed by the SwitchSeeker algorithm.
6.2.3 Towards a Comprehensive Memristor Model
Fittings of the Simmons tunnelling barrier model on families of I-V curves during analogue
resistive switching revealed interesting results. It seems that voltage pulses modulate a tun-
nelling nano-gap formed by a conductive filament along a conical shape. The parameters of this
conical shape, meaning how the channel area A scales with channel width w, can depend on the
parameters of the applied voltage pulses. It is hence possible that, for example, low voltage,
long duration pulses modulate w while A remains constant, and high voltage, low duration
pulses modulate w as well as A.
A SwitchSeeker-like pulsing algorithm can be employed for this study. Several voltage pulse
parameters can be tested, and non-switching I-V measurements should be taken at regular
intervals during analogue resistive switching. For each analogue resistive switching run, with
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one voltage pulse parameter, a full family of I-V curves should be fitted by the Simmons
tunnelling barrier model. It is possible that the w vs A extracted relationship is linked to the
voltage parameters employed. Longer voltage pulses of same amplitude could in turn induce
another w vs A function, and so on.
These measurements should be performed on a large number of devices, and can be introduced
as a Stage 2 following the electroforming study described in the previous section. The out-
come of this new way of modelling memristors would be a description of the internal channel
forming dynamics. The subsequent resistance of the memristor will be a function of channel
parameters and applied voltage, which better resembles measurement data. Subsequent device
stimulation would modulate these channel parameters w, A and Rc. These would determine
the I-V characteristic of the device, and not just a static absolute value of resistance.
6.2.4 Volatile TiO2 Memristors
Although TiO2 memristors are hailed as non-volatile memory elements, measurements pre-
sented herein have shown that volatility can occur on very short time frames (10s of seconds).
In the context of artificial neural networks, volatile memristors can be utilised in spatio-temporal
sequence detectors to enhance computational capabilities. However, this dynamic was captured
at seemingly random times with no clear correlation in between resistive state and magnitude of
volatile resistive switching. Hence, quantifying the conditions which trigger or inhibit volatility
represents an interesting route to follow.
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Appendix B
mCAT5 circuit schematic
...on the second page.
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Figure B.1: Schematic diagram of the full mCAT hardware platform.
Appendix C
Raw Data File Format
Memristor Characterisation Raw Data
Results taken by: Radu Berdan
on: 12/9/2014
at: 18:53
Wafer: 68
Die: 29
Configuration: CB
Size of device: 50x50 um
W=1 B=1 : M=24599848.0 ampl=0.00 pw=0.000000 SR=0
W=1 B=1 : M=17461368.0 ampl=0.25 pw=0.050000 SR=0
W=1 B=1 : M=16107796.0 ampl=0.50 pw=0.050000 SR=0
W=1 B=1 : M=18981788.0 ampl=0.75 pw=0.050000 SR=0
W=1 B=1 : M=17212758.0 ampl=1.00 pw=0.050000 SR=0
W=1 B=1 : M=32547068.0 ampl=1.25 pw=0.050000 SR=0
(...)
where after the header, the first two values denote the address of the device, followed by the
memristance of the device which has been measured after the application of a voltage pulse of
’ampl’ amplitude, ’pw’ width (in s) and through a sense resistor or not (SR=0). A line with
’ampl=0’ and ’pw=0’ denotes a single reading pulse.
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Appendix D
Solid-state memristor manufacturing
method
Several 32x32 TiO2−x(x=0.06 as measured by X-ray photoemission spectroscopy (XPS)) solid-
state RRAM crossbars were measured by this setup. RRAM devices were fabricated as follows:
200 nm SiO2 was thermally grown on 6
′′ silicon wafer to serve as an insulating medium, fol-
lowed by thin metal adhesive film (Ti or Cr) and Pt bottom electrode layer, both deposited
with electron-beam evaporation. Then, TiO2−x active layer was deposited by plasma assisted
reactive magnetron sputtering. Finally, metal top electrode layer was evaporated on top of the
TiO2−x film. Each layer was patterned by optical lithography, followed by a lift-off process to
define the devices. Stand-alone and Cross-bar devices with various effective areas from 60x60
down to 1x1 µm2 were fabricated. These devices were manufactured and kindly supplied by
Dr. Ali Khiat at University of Southampton, UK.
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Appendix E
SwitchSeeker Flowchart
The algorithm parameters are listed below:
Table E.1: SwitchSeeker parameter description
Parameter description Parameter name
Reads in trailer card r tc
Programming pulses p
Pulse duration pw
Minimum voltage Vmin
Voltage step Vstep
Maximum voltage Vmax
Max switching cycles cycles
Tolerance band (%) tol
The algorithm environment variables are listed below:
Table E.2: SwitchSeeker environment variables
Variable description Variable name Type
Last read memristance value Mnow float
Current polarity of the voltage pulse pol integer
WRITE voltage pulse amplitude Vpulse float
Both polarities have been applied in the last two pulse batches both pol boolean
Current cycle of Stage 2 cycle integer
General purpose counter i integer
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Figure E.1: Flowchart of SwitchSeeker algorithm.
